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Abstract 
A readout system for the Ring Imaging CHerenkov (RICH) detectors of the LHCb 
experiment has been developed.  Two detector technologies for the measurement of Cherenkov 
photons are considered, the Multi-Anode Photo-Multiplier Tube (MAPMT) and the Hybrid 
Photon Detector (HPD), both of which meet the RICH requirements. The properties of the 
MAPMT are evaluated using a controlled single-photon source; a pixel-to-pixel gain variation of 
~3 and a typical signal to noise of ~20 is measured.  The relative tube efficiency is found to be 
reduced by ~26 % due to the detailed focusing structure of the MAPMT device. 
 A radiation hard application-specific integrated circuit (ASIC) chip, the Beetle1.2MA0, has 
been developed to capture and store signals from a pair of MAPMTs.  The Beetle1.2MA0 is 
built on the architecture of the Beetle family that was designed for silicon strip detectors, the 
difference being a modified front-end amplifier.  The 128 input-channels of the Beetle1.2MA0 
have a charge-sensitive pre-amplifier followed by a CR-RC pulse shaper, which is sampled into 
an analogue memory with a depth of up to 160 time slots at 40 MHz.  The internal bias 
generator module of the Beetle has also been developed and tested.  This module generates all 
the required voltage and currents required internally to the chip, and consists of voltage DACs, 
current DACs, a current-source and a voltage source. Beetle1.2MA0 evaluation chips were 
fabricated, and the performance when connected to a MAPMT is demonstrated in terms of 
pulse profile, noise, pulse spillover and overshoot.  The Beetle1.2MA0 ASIC is found to be well 
suited to LHCb RICH readout requirements. 
 A demonstrator system of the RICH readout electronics has been developed, which will 
serve either HPD or, with some small adaptation, MAPMT applications.  Multimode fibres 
driven by vertical cavity surface emitting lasers (VCSEL) devices are used to transmit event-
blocks of data in 900ns  from the on-detector (Level_0 region) to the Level_1 region, which is 
located off-detector in a non-radiation environment. The data words are captured into 9-Mbit 
Quad Data Rate (QDR) static RAM at a rate of up to 160 MHz.  The scheme for Level_1 data 
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The LHCb high-energy physics experiment is under development at CERN and will 
measure CP-violation in the B-meson system with very high precision.  The experiment makes 
use of two Ring Imaging CHerenkov (RICH) detectors for particle identification.  Two choices 
of RICH photon detectors have been proposed; the so-called Hybrid Photon Detector (HPD) 
being the baseline choice and the Multi-Anode Photo-Multiplier Tube (MAPMT) being the 
back-up.  The HPD and MAPMT have effective pixel sizes of 2.5 mm2 and 2 mm2 respectively, 
corresponding to a total of ~325k and ~440k signal channels to be captured, temporarily stored, 
and read out.  At the time of writing the HPD was adopted as the chosen photon detector. 
To reduce the readout bandwidth and the amount of data that needs to be finally stored, 
LHCb uses three tiers of trigger and data storage: Level_0, Level_1 and the high level (HL).  
The trigger system processes the event data at each storage level and makes an accept or reject 
decision.  The Level_0 region is physically located on the LHCb detector, while Level_1 and HL 
are some 100 m away but still within the experiment hall.  When designing the RICH 
instrumentation system, special design considerations have to be made for electronic 
components on or near the detector to ensure radiation tolerance, as they will be subjected to 
high particle fluxes.  Therefore the RICH electronics components used for Level_0 have either 
been selected or designed to withstand the expected radiation level of 3 krad per year. 
For the capture and storage of signals from the MAPMT, the 128-channel Beetle1.2MA0 
front-end readout chip is used.  The HPD readout utilizes the 1024 channel LHCBPIX1 chip, 
designed at CERN.  Both devices are Application Specific Integrated Circuits (ASICs) with 
charge-sensitive input channels and 4 µs deep memories.  Data capture rates are at 40 MHz in 
both cases. 
 This thesis describes the study of the MAPMT for its suitability of use as the RICH 
photon detector.  The development of the Beetle1.2MA0 readout chip and its evaluation is fully 
detailed.  In addition, the development of the RICH readout system that transmits, and stores, 
event data from the Level_0 to Level_1 regions is described.  Particular detail is given to the 
Level_1 memory region.  Although the Level_0 to Level_1 readout chain has primarily been 
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designed for reading out the HPD, it is also compatible with the readout of the MAPMT with 
minor modifications.    
In this thesis the author gives a general overview of the LHCb experiment and detector 
specifications in Chapter 1.  Chapter 2 describes the MAPMT and its properties; a detailed 
account of the author’s evaluation of a Hamamatsu R5900-00-M64 H7546B MAPMT is given.  
Chapter 3 discusses the electronic requirements for reading out an MAPMT and presents 
arguments why the Beetle ASIC chip was selected for this purpose.  The principles underlying 
the design of a RICH readout chip to optimize for radiation tolerance and electronic noise are 
also given.  Chapter 4 gives an account of a core module, the bias generator, which was designed 
and tested by the author.  This module is internally used for biasing the Beetle chip.  In order to 
make the Beetle chip compatible with RICH specifications, the author re-designed the Beetle 
front-end amplifiers.  This necessitated a full study of candidate front-end amplifier types and 
resulted in the Beetle1.2MA0 chip submission. Chapter 5 describes the amplifier design flow in 
schematic and layout, and highlights the successful test results of the chip.  Chapter 6 describes 
the upstream Level_1 readout system, with particular attention given to data storage. The 
author’s contribution was to select the Level_1 hardware and develop algorithms to capture and 
buffer data received from the Level_0 region. The author collaborated with the University of 
Cambridge in this work.  Finally a summary is given in Chapter 7. 
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Chapter 1. 
The LHCb experiment 
Since 1993 physicists and engineers have been working on the circular proton-proton (pp) 
collider, named the Large Hadron Collider (LHC), which is situated at CERN Geneva.  The 
LHC will make use of the existing 27 km circumference Large Electron Positron (LEP) collider 
tunnel.  Each of the four interaction regions houses a major detector.  The bunch crossings will 
occur at a nominal rate of 40 MHz, a centre-of-mass energy of s =14 TeV and a design 
luminosity of the order of 1034 cm-2 s-1. For precision measurements of CP-violation and rare 
decays of B-mesons, a high-energy particle detector named LHCb is being built.  Particle 
identification is an essential requirement of LHCb and is achieved with two Ring Imaging 
CHerenkov (RICH) detectors.  This chapter briefly describes the LHCb detector, the global 
readout electronics and synchronisation scheme that must be adhered to, and the trigger scheme 
that is used to either accept or reject stored data.   
1.1 The LHCb detector 
The LHCb detector [TDRp][TDR03opt], situated in the existing DELPHI pit at the 
Intersection-8 experimental area of the LHC, will be operational around summer 2007.  A side 
view of the 19.7 m long detector is shown in Figure 1-1.  At LHC energies, B-mesons generally 
emerge from collisions at angles close to the beam direction.  This motivates a forward detector 
geometry with angular coverage between 10 and 300 mrad.  Referring to Figure 1-1, LHCb has a 
Silicon VErtex LOcator (VELO), a Pile-up Veto detector (VETO), a Trigger Tracker (TT), a 4 
Tm dipole magnet, two Ring Imaging Cherenkov detectors (RICH-1 & -2), three tracking 
stations (T1-T3), a Scintillating Pad Detector (SPD), a Pre-Shower (PS), an Electromagnetic 
CALorimeter (ECAL), a Hadronic CALorimeter (HCAL) and a five-station Muon system (M1-
M5).   
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The LHCb coordinate system is such that z points along the detector axis, x points 
towards the centre of the LHC, and y is vertically upwards.  The interaction point is at (0,0,0). 
The interaction rate 
For LHCb to make valid trigger decisions and reconstruct tracks with high efficiency, the 
detector occupancy must be kept low.  A high occupancy will likely result when there is more 
than one pp interaction per bunch crossing.  Multiple pp interactions would also cause 
ambiguity as to which primary vertex a specific B meson originated.  Furthermore, the demands 
on the readout electronics would be increased and the tracking algorithms would have to deal 
with an increased particle density. 
LHCb will operate with an average luminosity of 2 x 1032 cm-2 s-1 in order to have only a 
single pp interaction within a bunch crossing.  The number of n pp interactions in each bunch-
crossing will follow a Poisson distribution  
Figure 1-1 The side view layout of the LHCb spectrometer showing the VELO, the two RICH 
counters, the four tracking stations TT and T1-T3, the 4 Tm dipole magnet, the Scintillating Pad 
detector (SPD), Preshower (PS), Electro-magnetic (ECAL) and Hadronic (HCAL) Calorimeters, 
and the five muon stations M1-M5. 









where L is the luminosity, f is the bunch-crossing frequency and σ is the inelastic pp cross-
section, which is ~80 mb at LHCb energies1 [CHA03].  As only 2622 bunch crossings from the 
possible 3564 will have colliding beams, the effective bunch crossing frequency is ~30 MHz.  
 At the nominal LHCb luminosity the mean µ is 0.53 per crossing, compared to the LHC 
design of 20.    Figure 1-2 shows the effective interaction rate as a function of the luminosity for 
zero to four pp interactions.  The red line shows the nominal LHCb working value. As can be 
seen, the rate for single pp interaction is ~10 MHz.  
The beam pipe 
The performance requirements of LHCb demand that the position of the sensitive area of 
the VELO detectors is as close as possible to the beam and that there is a minimum amount of 
material in the detector acceptance.  An increase in the amount of material leads to an increase 
in secondary particle interaction, which is problematic for the tracking stations and RICH 
detectors due to the increased occupancy that results.  Secondary interactions are particularly 
critical for the VELO since material interactions in its vicinity make it difficult to reconstruct a 
                                                 
1  The barn is a unit of area.  1 mb=10-27 cm2. 
Figure 1-2  The interaction rate in MHz as a function of the luminosity for n = 1 to 4 using Equ 1-1.
Luminosity 1x1032




reliable vertex.   For this reason the ~20 m LHCb beam pipe close to the VELO is made in 
sections of beryllium or aluminium/beryllium.  The material thickness is a compromise between 
the mechanical strength required and an acceptable fraction of radiation-lengths.  The cost and 
handling constraints makes it prohibitive to use any one low radiation-length material  
throughout the total beam length.     
Figure 1-3 is a representation of the LHCb beam pipe and shows the pipe sections and 
materials used.  The VELO section (see also Figure 1-4) has a large primary vacuum vessel that 
maintains the ~10-9 mbar LHC vacuum.  To protect the primary vacuum, the VELO detector 
modules are placed in a thin-walled aluminium alloy secondary container maintained at ~10-4 
mbar.  This structure also shields the detector modules within it from high frequency RF fields 
of the LHC beam.  It also suppresses wake fields.   
The RICH-1 section of the beam pipe is a 1840 mm length of 1 mm thick beryllium.  The 
transition point from Be to AlBe, at the Al bellows, has been optimised to keep as low as 
possible the background induced by the beam pipe in the TT station.  The final section is made 
from 2 to 4 mm thick stainless steel in the muon region, where secondary interactions are much 
less important.    












The VELO  
The VELO must provide precise measurements of track coordinates close to the 
interaction region and is the main tracking system upstream of the magnet. The VELO features 
a series of silicon stations placed along the beam direction that are capable of measuring the 
primary vertex to a resolution of ~8 µm in the x and y direction, and ~40 µm in the z direction 
[MOR03].  
Figure 1-4 a) shows a 3D view of the VELO with its primary and secondary vacuum 
vessels, as discussed previously. Figure 1-4 b) shows a more detailed view of the secondary 
vacuum vessel showing the silicon sensors within the RF shield.  Each sensor is semi-circular in 
shape with an active area between radii of 8.17 mm and 42 mm.  The 220 µm thick silicon 
sensors have either azimuthal (R measuring) or quasi-radial (phi measuring) strips, as shown in 
Figure 1-5 a).  To maintain a high measurement resolution for tracks close to the beam axis 
whilst restricting the total number of readout strips, the pitch of the strips varies over the 
detector plane from 40 µm to 101.6 µm for the R measuring strips.  Furthermore the strips are 
divided into four sections to insure a uniform strip capacitance.  The magnitude and variation of 
strip capacitance has significant influence on the readout electronics as strip capacitance directly 
contributes to the electronic noise.   
a) b)
Corrugated 300 µm thick 
220 µm thick silicon 
Secondary 
Primary vacuum vessel
Figure 1-4  a) 3D view of the VELO showing the large outer primary vacuum vessel and the internal 
(cut away area) of the internal secondary vacuum that houses the detector.  b) The corrugated RF 
shield and silicon sensors. 
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For the phi measuring detectors the strips are divided azimuthally into an inner and outer 
region.  For the inner region the pitch varies from 35.5 µm to 78.3 µm, and the outer region 
from 39.3 µm to 96.6 µm.   
There are 21 stations in total, shown in Figure 1-5c.  As well as covering the full LHCb 
forward angular acceptance, the VELO also has a partial coverage of the backward hemisphere 
to improve the primary vertex measurement.  The Level_0 trigger, explained in section 1.2, aims 
to select beam crossings with only one pp interaction by reconstructing the z position of the 
primary interaction.  For this purpose, two R measuring sensors placed upstream of the VELO 
stations are used, shown in blue in Figure 1-5 c).  These stations are referred to as the VETO 
detector.  
For reading out the VELO and VETO detectors, 16 front-end Beetle chips are used per 
silicon sensor.  The Beetle chip development is a major work of the author and is described in 
chapters 3 to 5.  For the VELO, the chips sample the data at a rate of 40 MHz and store them 
in a pipeline memory until the Level_0 trigger decision has been made.  On a Level_0 trigger 
accept, the data are sent to a Level_1 storage unit.  In the case of the VETO the data channels 
are sampled at 40 MHz and have their signal response discriminated on-detector.  A fast OR of 













Figure 1-5 a) R and phi silicon detectors, b) R/phi arrangement per station, c)  station set-up.
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decision-making process.  Being so close to the interaction point, both the detector and readout 
chips are designed to be radiation hard2 up to an expected exposed dose of the order of 10 Mrad 
per year.   
Tracking system 
The tracking system consists of the TT and T1-T3 tracking stations. The TT is the first 
station downstream of the VELO and is positioned in front of the magnet and just behind 
RICH-1.  The three remaining stations are placed downstream of the magnet with equal spacing.   
Together with the VELO, the TT is used in the Level_1 trigger.  Large impact parameter 
tracks found in the VELO are extrapolated to the TT.  The magnetic field in the RICH-1 region 
allows their momenta to be coarsely measured.  The TT consists of four planes of silicon strip 
detectors with strip pitch of 198 µm and thickness of 500 µm, split into two pairs of planes 
separated by 30 cm.  The first and the fourth plane have vertical silicon strips while the second 
and third planes have their strips rotated by stereo angles of +5o and -5o, respectively.  The total 
active area of the combined planes is approximately 8.3 m2 giving ~140k readout channels.  
These are also read out using Beetle chips.   
Each of the three tracking stations T1-T3 consists of an Inner Tracker (IT) close to the 
beam and an Outer Tracker (OT) surrounding the IT.  The integration of the IT and OT are 
shown in Figure 1-6.  The type of detector technology used and the physical size of the 
detectors are determined by the required resolution and the expected channel occupancy.  For 
the high track density region close to the beam, silicon strip detectors are used.  The strips are of 
the same type used in the TT discussed previously but are either 410 µm or 320 µm thick 
depending on their location.  The readout electronics are also the same but the IT has fewer 
channels, approximately 130k.  The Outer Tracker consists of straw tube drift cells, which are 5 
mm in diameter. The emphasis is on tracking precision in the (x,z) magnet bending plane. The 
stations have two planes with wires in the vertical direction and two stereo planes which are 
tilted by either +5o or -5o. 
                                                 
2 Circuits that can cope with doses up to a few 100 krad can be considered radiation tolerant whereas circuits that can cope with a 
few Mrad are classified as radiation hard. 
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The occupancy for each OT cell must be below 10% to ensure efficient track 
reconstruction. This gives constraints on the maximum wire length and cell size.  The delay in 
signal arrival time at the preamplifier is the sum of the transit time of the track to the chamber, 
the drift time and the propagation delay along the wire. Besides additional constraints on the 
wire length and cell size, also the choice of ‘fast’ drift gas will be important. It is expected that all 
drift signals will be measured within 50 ns.  The electronics used to read out the 54k channels is 
the so called ‘ASDBLR’ chip developed for ATLAS [TDRO]. 
The Calorimeter 
The calorimeter, which consists of the ECAL, HCAL and PS/SPD, is used to identify 
electrons and hadrons for the trigger and off-line analyses.  The PS, which is used to provide an 
accurate spatial detection of photons and electrons, is constructed from 14 mm thick lead plates 
followed by square scintillators that are read out by photo-detectors.   The SPD is placed in 
front of the PS and is used for background rejection.  The ECAL, built from 2 mm thick lead 
plates and scintillator plates, provides identification and an energy measurement of photons and 
electrons.  The HCAL is constructed from scintillator tiles that are imbedded in an iron 
structure and read out with photo-detectors.  Its purpose is to aid in the separation of high-
energy hadrons and electrons, and to provide a transverse-energy measurement of hadrons. 
Inner Tracker
Outer Tracker
Figure 1-6 The IT and OT integration for a single station. 
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The muon detector 
The muon detector is used for muon identification and to provide trigger information.  
This detector makes use of Multi Wire Proportional Chambers (MWPCs).  The station M1 is 
especially important for the transverse-momentum measurement of the muon track used in the 
Level_0 muon trigger.  
The magnet 
The dipole magnet provides an integrated field of 4 Tm.  The magnetic field is oriented 
vertically and has a maximum value of 1.1 T.  The polarity of the field can be changed to 
compensate any small left-right asymmetries of the detector.  
The Ring Imaging Cherenkov Detectors 
Two RICH detectors, shown in Figure 1-7, are used in LHCb for the purpose of particle 
identification, primarily providing π/K separation in the momentum range from 1 to 100 
GeV/c.  The first, RICH-1, a combined gas/aerogel device positioned upstream of the magnet, 
has an angular coverage of 25-300 mrad.  The second, RICH-2, is a gas device downstream of 
a) b)
Figure 1-7 a) RICH-1 from the side [TDR03opt], b) RICH-2 from the side [TDR00]. 
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the magnet, which covers 10-120 mrad.  These detectors are essential in reducing backgrounds 
and providing an efficient flavour tag of B0 and anti-B0 hadrons.   
Cherenkov radiation is emitted whenever a charged particle with a velocity (v) exceeds the 
velocity of light c in a medium, i.e. v ≥ c/n, where n= refractive index of the medium.  Light is 
emitted in a coherent wave-front or cone with a characteristic Cherenkov angle given by cosθ = 
1/(βn), where β = v/c [YPS99].  In the LHCb RICH detectors, mirrors focus the Cherenkov 
photons onto photo-detection planes, which are outside the LHCb detector acceptance.  
Candidate photon detectors are Multi-Anode Photo-Multiplier Tubes (MAPMT) or pixel 
Hybrid Photon Detectors (HPD).  The HPD was the baseline option and, during the time of 
writing, was chosen as the sole photon detector.  MAPMTs were the backup solution and have 
been studied in depth for this thesis. 
The RICH detectors are optimised to generate the maximum number of photons while 
maintaining the required spatial resolution.  A source of imperfect resolution is the dispersion in 
the refractive index of the radiator.  For C4F10 gas the index varies from 1.0013 at long 
wavelength, to 1.0015 at about 200 nm, which is approximately the wavelength cutoff point of 
the photon detector with a UV glass entrance window.  Therefore it is desirable to select 
wavelengths only within a small band that corresponds to the smallest change in the index.  The 
RICH gas radiator chromatic dispersion is reduced by using small wavelengths into the UV 
range.  However, the aerogel that is used to detect the lower momentum particles suffer mostly 
from Rayleigh scattering, which is dependent on 41λ , and therefore improves with larger 
wavelengths.  Therefore the photo-detector is chosen to be sensitive to light in the visible and 
ultraviolet, and the Raleigh scattering is reduced with a filter, for example a glass window 
between the aerogel and gas interface. 
The MAPMT can offer up to 200 times the gain of the HPD and is therefore less 
demanding on the front-end electronics due to a better signal-to-noise ratio (SNR).  Conversely 
the HPD has far better single-photon resolution. A total photo-detector surface area of about 
2.9 m2 is instrumented in the two RICH detectors, which requires approximately 480 HPDs or 
5000 MAPMTs. The upstream RICH-1 has a 5 cm-thick aerogel radiator and an 85 cm-long 
C4F10 radiator.  The expected numbers of detected photons are 7 and 30 respectively for tracks 
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with particle velocity, β ≅1.  The downstream RICH-2 is filled with CF4 radiator with an 
approximate length of 180 cm, giving 20 expected photons.  
Several sources of background can place demands on the RICH readout electronics due 
to an increase in channel occupancy or by introducing saturation effects.  For example, in 
RICH-1, low momentum charged particles bent backwards by the dipole magnet can strike the 
photo-detectors and produce showers of photo-electrons from Cherenkov radiation in their 
entrance windows.  Further sources of background originate from secondary interactions in the 
upstream detector components, Rayleigh scattering of photons in the aerogel, particles 
remaining from previous bunch crossings and electronic noise.  An example of a typical 
simulated event showing hit photo-detector pixels arising from gas and aerogel rings in RICH-1, 
including all background processes, is shown in Figure 1-8.  The figure shows the x-y projection 
of photons on the photo-detector plane, in cm.  In this event a typical number of about 50 
charged particles were simulated traversing the detector.  
  
1.2 Triggers 
With an LHC bunch crossing occurring every 25ns, approximately 1012 B-hadron pairs 
will be produced per year at the LHCb luminosity.  From these, approximately 109 will be of 
interest within the acceptance for storage and analysis.  LHCb uses a 4-level trigger system to 
Figure 1-8 x-y projection of photons on the photo-detector plane, 
in cm, for RICH-1.  Background sources are included.  
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make a decision on whether or not an event should be stored for off-line analysis.  The trigger 
selects tracks originating a few millimetres away from where the pp collision took place; an 
average 7mm for an 80 GeV/c B-hadron. Tracks with a displaced vertex indicate that a B-
hadron had been created, travelled a short way, and subsequently decayed. Each trigger level is 
more complex in its use of available information than the previous level.  The first level, 
Level_0, is implemented in custom electronic hardware.  Level_1 and the two High Level 
triggers (HLT) are computer algorithms executed on a farm of commodity processors.   
To meet speed requirements, Level_0 and Level_1 triggers use coarse resolution 
information from selected detectors.  The detectors and their trigger contributions are shown in 
Figure 1-9.  The Level_0 trigger uses information from the Muon, ECAL and HCAL to identify 
high-momentum leptons, hadrons and photons.  The VETO is used to count the number of 
primary vertices and reject events that have multiple pp interactions.  The Level_0 trigger 
accepts events that have a single muon, electron or hadron high transverse momentum pT 
cluster.  If the event is accepted, then the information on the high pT cluster which triggered the 
event is passed onto the Level_1 trigger.  Here the cluster is used as a seed to start the Level_1 
trigger analysis.   All the event information from the VELO is used in the Level_1 trigger 
decision.  The event data from the VELO are first used to reconstruct the primary vertex.  From 
this vertex a search of secondary vertices is performed.  The trigger decision is then made on an 
Muon 
system
Pad chamber Calorimeter 
system
VETO
High PT  muon
trigger

















Figure 1-9 Block diagram of trigger contributions [TDR00]. 
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event probability based on the number of secondary vertices found.  The algorithms used are 
sophisticated and require a longer time to make a decision than the Level_0 trigger.   
The next level of trigger, HLT-2, reconstructs the VELO information again but uses full 
momentum information to remove any false secondary vertices that may have been generated 
by low multiple-scattered momentum tracks.  The final level of trigger, HLT-3, uses all the 
detectors, including both RICH detectors, to reconstruct specific B-hadron decay modes of 
interest. 
To allow time for the trigger decisions to be made, event data are stored using a three-tier 
hardware storage system.  The first tier, Level_0, stores the detector signals in pipeline memory 
until the Level_0 trigger accepts or rejects the data.  The Level_0 trigger latency, defined as the 
time elapsed between a pp interaction and the time when the trigger signal is received back at 
the front-end electronics, is chosen to be a constant 4 µs.  The data reduction for the Level_0 is 
about a factor of ~40.  The second tier, Level_1, stores the accepted data from Level_0 in a 
pipeline for a maximum Level_1 trigger latency3 of 52.4 ms and gives a further data reduction by 
a factor of ~25.  The Level_1 trigger latency is defined as the time elapsed between the event 
data leaving the Level_0 until the Level_1 electronics receives back the Level_1 trigger signal.  
The third tier stores data in memory on a farm of commodity processors.  The total reduction in 
data is approximately a factor of 200k.  The raw event size is approximately 31 kBytes which is 
stored on disk at a rate of 200 Hz.  For more detailed information the reader is referred to 
[TDRtrig]. 
Accommodating the latency required for the triggers has a huge impact on the Level_0 
and Level_1 hardware. For the Level_0 a large memory requirement leads to a large die size for 
the custom-made front-end readout chips.  This consequently leads to an increase in cost, an 
increase in complexity of the readout control logic, and introduces stringent timing issues with 
regards to storage, retrieval and synchronisation.  The Level_1 incurs much the same problems 
as the Level_0 but has further demands on real estate as commercial components are employed.  
                                                 
3 This number has yet to be frozen. 
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These requirements, particularly readout time and synchronisation, require an LHCb global 
electronics scheme.  This scheme is discussed further in the following section. 
1.3 LHCb Global Electronic Scheme 
The LHCb experiment consists of several sub-detectors with ~one million electronic 
channels.  Table 1-1 shows the sub-detector technology and the number of channels to be read 
out from each.   
Sub-detector Technology # of Channels 
Trigger Tracker  silicon-strip detectors 140 k 
VELO r and phi silicon sensors 205 k 
Inner Tracker silicon-strip detectors 130 k 
Outer Tracker straw tubes 54 k 
RICH 1 HPD readout ~172 k 
RICH 2 HPD readout ~268 k 
SPD/PS Lead/Scintillator with MAPMT 2 x 6 k 
ECAL Lead/Scintillator with phototube 6 k 
HCAL Iron/scintillating tile with phototube 1.5 k 
Muon MWPC 26 k 
For LHCb to work in a seamless and homogeneous way, all sub-detectors need to be 
completely synchronised to the beam crossing from data capture to data readout.  This is of 
considerable importance for the Level_0/Level_1 triggers to ensure that the correct event data 
are extracted.  In order to have event data alignment across the sub-detectors, global 
specifications have been determined.  These include the maximum sample time for the analogue 
detector signals, maximum allowable trigger rates, derandomiser buffer lengths (described later) 
and event readout times.  Not only do these global specifications ensure event data alignment, 
they also lead to common solutions such as common readout chips and interface modules.  An 
example of a common module would be the Timing Trigger Control receiver (TTCrx) described 
in section 1.3.1.  Common solutions make the experiment more predictable and minimize the 
resources and manpower needed during the development and testing phase. 
Table 1-1 LHCb sub-detectors, technology and number of readout channels [SCH02]. 
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This section briefly describes some of the global electronic specifications and components 
that are important to this thesis.  The reader should refer to [CHR01_L0], [CHR01_L1] and 
[CHR_E] for a comprehensive coverage of this subject matter. 
1.3.1 General scheme and specifications 
 The general readout scheme for all LHCb sub-detectors is illustrated in Figure 1-10.  The 
Level_0 region, which includes the front-end amplifiers, is physically on the detector.  This is a 
harsh environment in terms of radiation and electronic noise.  The Level_1 is in a radiation-free 
Figure 1-10 The General LHCb electronic readout scheme for Level_0 and Level_1 [TDRtrig]. 
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environment.  The TTCrx and Experimental Control System (ECS) blocks in Figure 1-10 are 
common to both the Level_0 and Level_1 regions.  The event data are stored in the pipeline 
memories for the latency periods while the derandomisers are temporary storage areas for event 
data being read out.  The following sections describe the Readout Supervisor (RS), ECS, TTCrx,  
Level_0 and  Level_1 electronics. 
Readout Supervisor 
The RS monitors and controls all data read out from the entire experiment.  It receives 
decisions from the trigger system and drives the Timing Trigger Control (TTC) system.  The 
TTC is the name given to the system that encompasses all the sub-modules needed to distribute 
the timing, trigger and control signals over the experiment.  The TTCrx is one such sub-module.  
In the case of a possible Level_0 or Level_1 buffer overflow the RS will throttle back the data-
flow by vetoing Level_1 and Level_0 trigger accepts.  In normal operation one RS services all 
sub-detectors, however, each sub-detector has its own RS to allow for stand-alone calibration 
and debugging.  To synchronize the TTC to the LHC machine, the RS uses the LHC machine 
synchronization signal, which has a fixed delay with respect to the bunch crossing. To be able to 
compensate for this delay and any delays contributed by the TTC system, the readout supervisor 
is capable of adding a coarse delay (in steps of ~100 ns) up to one complete LHC machine cycle 
period. 
Experimental Control System 
The ECS is responsible for the slow control parameters such as temperature monitoring, 
system configuration and power supply monitoring.  Transmission errors detected by the 
Level_0 and Level_1 electronics are also sent to the ECS for notification.  The ECS interfaces to 
the different parts of the experiment via JTAG or I2C.  JTAG is the Joint Test Advisory Group, 
which in 1998 developed the JTAG testability bus specification.  This can be used for 
communicating with or configuring logic and has the IEEE standard 1149.1 [JTAG].  I2C is also 
a standard for configuring and communicating but has a different protocol [PHI95].     
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TTCrx 
The TTCrx is an Application Specific Integrated Circuit (ASIC) designed by the CERN 
EP Microelectronics group and fabricated in the DMILL process (see section 3.1.1).  It re-
generates the 40 MHz machine bunch clock, receives, decodes and executes any individual or 
broadcast commands that have originated from the RS, which include the triggers and resets. 
The TTCrx has been designed to deliver only one level of triggering, whereas LHCb 
requires both a Level_0 and a Level_1 trigger.  To circumvent this problem the Level_0 trigger 
and the Bunch ID (BID), which is used for data tagging, are transmitted on a data channel 
designed for this purpose; known as ‘channel-A’.  However, the Level_1 trigger is distributed on 
a second data channel, ‘channel-B’, which was intended for only broadcast commands; this 
limits the rate at which a Level_1 trigger can be sent.  The 8-bit broadcast command has a 
reduced bandwidth of one command every 16-clock cycles and can only deliver the two least 
significant bits of the BID.  This requires that the 12-bit BID number is generated locally on the 
Level_1 electronics and checked against the 2-bits from the TTCrx.  Using the TTCrx in this 
way effects when and how often other broadcast commands can be sent.  Both the Level_0 and 
Level_1 electronics need to be designed around this constraint. 
Figure 1-11 Bunch crossing synchronisation of the front end electronics [CHR01_L0] 
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  Three clocks are offered by the TTCrx: CLK40, CLK-des1 and CLK-des-2.  CLK40 is 
phase-aligned with the machine clock.  Clocks des1 and des2 are skewing clocks that can be 
independently phase-adjusted up to 25 ns in 100 ps steps.  This is for either aligning the Level_0 
electronics to the detector, or aligning the Level_1 to Level_0 electronics. To extend the 
dynamic range of the fine clocks, the TTCrx offers an additional course delay of up to 15 bunch 
clocks on synchronous TTC signals such as the L0 trigger, resets and short broadcast 
commands.  The total allowable local skewing is 400 ns.  Figure 1-11 shows an example how the 
TTCrx can be utilised within the Level_0.   In the case of MAPMTs, described in the next 
chapter, each TTCrx in the instrumentation system would need to be independently adjusted to 
ensure correct sampling times.  
Level_0 region. 
The analogue detector signals must be amplified and stored in either a digital or analogue 
pipeline memory at a bunch-crossing rate of 40 MHz.  The raw signals from the detector 
element must be fully captured within the bunch-crossing period of 25 ns to ensure event 
synchronisation is maintained across the detector.  The length of the pipeline must be large 
enough to allow 4 µs to elapse between the bunch crossing and the arrival of the Level_0 trigger 
signal at the front-end electronics.  This includes time-of-flight, cable delays, and 2 µs for the 
processing of the data in the Level_0 trigger hardware.  On the arrival of a Level_0 accept/reject 
trigger signal every 25 ns, the event data should be overwritten on a reject, or moved into a 
derandomiser buffer for subsequent readout on an accept.   
Parameter Value 
Bunch Crossing Frequency 40 MHz 
Max trigger rate 1.1 MHz 
Average trigger rate 1 MHz 
Latency 4 µs (160 events) 
Max consecutive trigger accepts 16 
Derandomiser depth 16 events 
Derandomiser readout time 900 ns 
Table 1-2 General requirements of the Level_0 electronics. 
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The necessary depth of the derandomiser buffer is calculated from the average Level_0 
trigger accept rate of 1 MHz and a readout speed that will maintain a maximum allowable event 
loss of less than 1 %.  A derandomiser depth of 16 with an event-packet4 readout speed from 
the derandomiser to Level_1 electronics of 900 ns was chosen.  This requirement was 
determined from simulations with parameters being varied [CHR_s].  The 900 ns readout time 
allows 36 words5 in an event-packet to be read out at 40 MHz (36x25 ns =900 ns).  Four of 
these words are required for transmission overheads, to be utilised by the user,  such as an event 
number.  Therefore 32-words have been allocated for event data.  With these derandomiser 
specifications, a 10 % faster readout compared to the write of the memory is achieved, which 
results in a simulated 0.5 % event loss.  Consecutive Level_0 accepts are allowed until the 
derandomiser buffer is full.  To ensure against buffer overflow the RS emulates the Level_0 
derandomiser and throttles the Level_0 accept rate when necessary.  The TTCrx distributes the 
Level_0 trigger decision to the front-end electronics, along with an associated BID, which is 
concatenated to the event data via the available user bits.  The strict synchronicity between sub-
detectors for data transmitted from the Level_0 region is made less critical by the BID 
identification.  Table 1-2 summarises some of the Level_0 specifications. 
                                                 
4 The term ‘event-packet’ in this context is used to describe a block of data that has the event data plus transmission information. 
5 A word is a set of parallel bits that are treated, stored and transported as a unit.  In most cases a word is 16 or 32 bits wide. 
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Level_1 region. 
 The purpose of the Level_1 electronics is to store event-packets accepted from Level_0 
and to either discard them on a Level_1 trigger reject or to transport them to an event building 
network on an accept.  The Level_1 global specifications are based on using Quad Data Rate 
(QDR) or Double Data Rate (DDR) Random Access Memory (RAM) for the data storage 
regions [CHR01_L1].  Table 1-3 gives the general specifications for the Level_1 electronics. 
Event-packets, which are 36 data words in length, are written to the Level_1 buffer at an 
average rate of 1 MHz and a maximum rate of 1.1 MHz.  The data rate is 25 ns per word.  The 
event-packets are stored for a variable latency of up to ~52.4 ms while waiting for a Level_1 
accept or reject trigger signal.  The average Level_1 accept rate is 40 kHz.  As the buffer size is 
still under consideration, provision must be made in hardware to increase this by up to a factor 
of 2 if necessary.   The time between triggers is a compromise between slow Level_1 readout 
speeds to reduce bandwidth requirements, and the need to keep the memory from filling.  This 
is achieved by issuing the reject signal at the maximum rate possible, which is limited by the 
TTCrx speed to 400 ns, and the accept rate at a feasibly slow rate of 20 µs.  The time between 
an accept and a following reject signal is 900 ns and whilst not optimal, is needed to keep 
compatibility to electronics already built on an earlier specification. 
Parameter Value 
Time between two consecutive rejects 400 ns 
Time between accept and subsequent reject 900 ns 
Time between accept and subsequent accept 20 µs 
Buffer size6 58254 events (~52.4 ms)  
Max buffer input rate 900 ns 
Average trigger accept rate 40 kHz 
Max buffer output rate (accept) 900 ns 
Derandomiser buffer size 448 events 
                                                 
6 The Level_1 buffer described in chapter 6 has been designed for the predecessor buffer size of 1820 events.  The decision to 
increase to 58254 event storage was made around August 2003. 
Table 1-3 General requirements of the Level_1 electronics. 
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 At present the trigger signals being sent by the RS, via the TTCrx, arrive in the same order 
that the events are stored in the Level_1 buffer.  This makes the Level_1 memory controller 
quite simple to implement as the address generation is always sequential.  As this scheme makes 
use of QDR and DDR RAM that can have their memory location directly accessed, there is a 
proposal to send the BID with the Level_1 trigger accept signal.  This will alleviate the 
requirement of the RS only being allowed to send the trigger signals in a sequential manner, as 
the Level_1 can make use of the BID to directly locate the correct event.  This greatly simplifies 
the algorithms needed for the trigger and RS.  Further to this, trigger rejects no longer need be 
sent, as the RS will ensure that any accepted event has been read out before the write pointer 
overwrites the memory contents.   
 Like the Level_0, the Level_1 has to interface to the TTC and ECS system.  Unlike the 
Level_0, it also interfaces directly to the RS.    The Level_1 checks the validity of the stored data 
and notifies the ECS system if there are data errors. 
1.4 Summary 
In this chapter the LHCb detector, sub-detectors, global electronic scheme and triggering 
system have been introduced.  It gives a description of the role in which the RICH plays within 
LHCb and sets out the electronics readout requirements.  Two photo-detector technologies 
have been considered for the RICH detectors; both the MAPMT and HPD detectors are 
sampled at 40 MHz into a 4 µs memory and read out at an average Level_0 trigger accept rate of 
1 MHz into the Level_1 region.  The Level_1 region stores these data while awaiting the 
Level_1 accept trigger at an average rate of 40 kHz.  The sampling clock, experiment 
synchronisation, triggers and fast control are utilised via the TTC.  The slow control is 
implemented using the ECS.  Both the MAPMT and HPD detectors require specialised 
radiation hard ASIC chips that can capture and store the signals, while being fully compatible to 
the global electronics of LHCb. 
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Chapter 2 
The Multi-Anode Photo-Multiplier Tube 
As described previously in Chapter 1, Cherenkov rings in the RICH detectors typically 
consist of between 5-30 photons, dependent on radiator, emitted from tracks with a particle 
velocity, β ≅1.  These photons are detected with wavelengths in the visible and near ultraviolet 
range.  To reconstruct the ring for particle identification requires a photo-detector that has good 
quantum efficiency (~20-25 %), a wide spectral range and the required spatial detection 
resolution of ~2 mm2.  The Multi-Anode Photo-Multiplier Tube (MAPMT) is a suitable 
candidate for this application.  
This chapter describes the work undertaken by the author to characterise the R5900-00-
M64 H7546B MAPMT from Hamamatsu.  A brief description of the principle of operation and 
available tube types is followed by the test scheme.  Finally, the tube is characterised with respect 
to gain, pixel-to-pixel gain uniformity, tube efficiency and pulse-height spectrum.   
2.1 Principle of operation 
Figure 2-1 shows a schematic and photograph of the Hamamatsu M64 8x8 MAPMT.  
The principle of operation of a PMT is that photons are detected through the following 
processes: 
a)      The photon passes through the entrance window.  The window material is chosen 
for its spectral response and its matching to the photo-cathode material.  Borosilicate glass is the 
most common for responses above the 300 nm wavelength range, having a thermal coefficient 
very close to that of the Kovar alloy used for the leads of the photo-multiplier tube [MAP97].   
b)    At the photo-cathode the photon excites a photo-electron that is emitted into the 
vacuum of the tube (photoelectric effect).  Most photo-cathodes are made of a compound 
semiconductor consisting of alkali metals with a low work function, which is vaporised onto the 
inside of the entrance window. A common photo-cathode is the bialkali, which uses a 
combination of two alkali metals [MAP98]. 
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c)  Photo-electrons are accelerated and electrostatically focussed onto the first dynode 
(electrode), where they are multiplied by means of secondary electron emission.  Beyond this is 
arranged a series of dynodes at progressively increasing voltages e.g. +100 V, +200 V.  These are 
coated with a good secondary emitter (BeO) or (Mg-O-Cs), which yields 2-5 electrons when 
struck by an electron with energy over 100 eV.  Hence an electron is accelerated to the first 
dynode where it liberates electrons, which are accelerated to the second dynode, and so on until 
reaching the anode.  An amplification of 106 is readily obtainable, with a 5 ns pulse length.  
Ideally, the current amplification of a photo-multiplier tube having n dynode stages and an 
average secondary emission ratio of S per stage will be Sn.  There are a variety of dynode 
structures available, for example venetian-blind and circular cage.  Each type exhibits different 
current amplification, time response, gain uniformity and secondary collection efficiency.  The 




Figure 2-1 A schematic and photograph of a Hamamatsu M64 MAPMT. 
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2.2 The M64 MAPMT family 
The photo-multiplier tubes considered for the LHCb RICH detectors are all from the 
Hamamatsu M64 family.  Depending on the tube type, each stage has either 12 or 8 dynodes of 
bialkali on stainless steel [MAP97].  Photo-electrons are electrostatically focussed onto an array 
of 8 x 8 venetian-blind dynode stages.  This gives 64 pixels each with a ~2 mm2 detection area, 
where each pixel has its own anode pin. The study of the tubes first began in 1997 with an 
R5900-00-M64 H7546B, which is a standard Hamamatsu production tube7.  In 1998 the tube 
was tested in the CERN SPS beam [ALB01].  The physical dimensions of the tube are ~ 30 
mm2 x 20 mm, front area and depth respectively, which includes a 1 mm metal flange around the 
circumference.  The entrance window is ~ 800 µm thick borosilicate glass with an 18.1 mm2 
bialkali photo-cathode that has a peak wavelength response of 420 nm.  It is a 12 dynode device.   
In 1998 Hamamatsu accepted a request from LHCb for the 1 mm metal flange to be 
removed to improve the active area of the tube by 14 % and the borosilicate window to be 
replaced with a UV-glass that is transparent up to wavelengths of 180 nm, hence improving the 
spectral range by 50 %.  This tube is the 12 dynode R7600-03-M64, with serial numbers 
9Cxxxx8; R7600 for no rim, 03 for the window type and M64 is the number of pixels.  This tube 
was tested in the X7 beam at the CERN SPS, [ALB02].  Inefficiencies between pixels led to a 
further tube, R5900-03-M649, with serial numbers 9Kxxxx.  The modification was made to the 
physical layout of the 8 x 8 venetian-blind, improving on the homogeneity of the electrical field 
between cathode and blind.  In 2002 the R7600-03-M64MOD, serial number GAxxxx, became 
available with an 8-dynode structure, R7600 body, UV-window  (03) and with the 9K focussing.  
The 8-dynode chain gives a single-photon response of ~50,000 electrons at an HT of ~ -800 V.  
This relatively low gain makes the tube compatible with some of the silicon-sensor readout chips 
developed within LHCb, allowing the use of an existing readout chip rather than an in-house 
customised design. 
                                                 
7 Characteristics of this tube can be found on the Hamamatsu www site [HAM_www]. 
8 The 9C is common to all these tubes, the xxxx is an incremental number per tube. 
9 These were prototype tubes given by Hamamatsu  and have the standard flange. 
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2.3 The MAPMT test set-up 
The author designed and commissioned a test set-up and evaluated the Hamamatsu 
R5900-00-M64 MAPMT.  With a bias voltage of  -1000 V the gain of the tube is about 1x106.  
Output signals typically have rise-times of 1.5 ns with 5 ns duration.  For a single photo-electron 
with charge 1.6x10-19 C, a 2 mV signal would be expected at the load (the base is designed to 
match 50 Ω ).  The MAPMT has a quantum efficiency of ~20 %, and the gaps between pixels 
are 300 µm ([HAM_www] data sheet).  The gain can vary between pixels by a factor of 5 
[MAP97].  However this does not follow a normal distribution, and the large gain variation is 
dominated by a few ‘bad’ pixels, typically 5 % of the tube.   
In order to make a reasonable assessment of the tube parameters and to ensure the 
suitability of the tube for the LHCb RICH application, photons from a light spot of 420 nm 
wavelength and 47 µm in diameter were scanned across the surface of the tube in 100 µm steps.  
The following subsections give details of the set-up required to deliver the light source to the 
tube, move the light source, and read out the 64 channels of the MAPMT. 
Mechanical housing and mounting 
In order to protect the MAPMT from extraneous light, a dark box housing of 
0.75x0.4x0.16 m (length, width, height) has been constructed, shown in Figure 2-2.  The various 
components are labelled in the figure:   
1) An optical x, y, z stage with 200 nm spatial resolution. 
2) A large fixed platform for lens mounting. 
3) A blue LED. 
4) A x10 objective lens. 
5) A x20 objective lens. 
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6) An FC-type receptacle to accept the fibre. 
7) A monomode fibre. 
The monomode fibre has a core diameter of 3.5 µm, a cladding diameter of 125 µm and a 
numerical aperture  (NA) of 0.11.  It has a 3 mm diameter graded index lens on its end with 
focal length of 25 mm.  All feed-through connectors are electrically isolated from the box by 
nylon washers to reduce ground loops. Anodes 1 to 64 of the MAPMT are read out via 
individual coaxial cables with LEMO connectors, which have a common ground point on the 
tube.  The MAPMT is supported and clamped using a silicon resin bonded fibre (SRBF) block.  
This is used for its insulation properties since the inner case of the MAPMT is held at bias 
potential.  In this way the anode on the back of the entrance window is at the same potential as 
the case and therefore prevents leakage current between the two. Foam inserts between the 
MAPMT and SRBF are used to prevent damage to the tube.  
 Eight of the anode signals are simultaneously read out into a 16-channel NIMS amplifier, 
model 776, giving a gain of 100.  The amplified signals are fed to a 12-channel CAMAC ADC, 
model 2249a, via AC coupling capacitors. The capacitors are necessary to remove the DC 





Figure 2-2 The MAPMT scanning facility.
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Light source/coupling and stages for the scan 
The peak wavelength response of the MAPMT is 420 nm (blue light).  It would have been 
advantageous to use coherent light of the type produced by a laser, suitable for coupling to 
monomode fibres10.  This could be focussed to a much smaller spot than incoherent light 
produced by an LED.  Unfortunately blue lasers are not readily available and are expensive, so a 
blue 470 nm LED was used.  This has a maximum luminosity of 1000 milli-candela and a view 
angle of 15 degrees, switched at 10 kHz with pulse duration of 15 ns.  The short duration was 
required so that the ADC gate width could be minimised to reduce capture of MAPMT dark 
counts and system noise.  
An electronic circuit was constructed so the LED could be pulsed rapidly and is shown in 
Figure 2-3.  The principle of operation is as follows.  First the 134 pF capacitor, C1, charges with 
a slow RC time constant.  Once fully charged, a short square input signal is pulsed at the input 
of the two FETs.  The FET F2 connected to the LED anode switches ‘on’ and C1 quickly 
discharges through the LED, causing a burst of light.   Due to the delay line F1 switches ‘on’ a 
small time after F2 , and abruptly turns the LED ‘off’ again.  The resistor R1 is used to limit the 
current through F1 when it is switched ‘on’.  
                                                 
10 A mono-mode fibre is a fibre that only has one acceptable ray-path for the frequency of the light. A multi-mode fibre has a 
number of possible rays that light of a particular frequency may take. 









To deliver the LED light pulse to the MAPMT, a monomode fibre was used for two 
reasons.  Firstly, to restrict the pulse to a narrow light spectrum with a spot-size conforming to a 
Gaussian distribution, and secondly, to minimise the spot-size from the end of the fibre.  This is 
explained in the following section. 
Monomode fibre and the light spot-size 
Referring to Figure 2-2, the first step in coupling an LED to a monomode fibre is to use 
an objective lens to form a parallel beam.  This proved difficult as the LED has its own 
encapsulated lens and is an incoherent light source.   The parallel beam is therefore focussed 
through a second objective lens to a spot-size that matches the fibre.  A local x, y, z stage is used 
to align the fibre with the focussed light spot.  In practice the spot was ~1 mm in diameter.   
A light wave entering the fibre is either refracted into the cladding and attenuated, or is 
totally internally reflected at the core/cladding boundary.  In this manner it travels along the 
length of the fibre.  There are actually only certain ‘allowed’ incident angles, θaccept , that will 
allow light to propagate through the fibre and these define the modes of the waveguide.  The 
number of modes in a given waveguide depends on the optical frequency being transmitted and 
can be estimated from the normalised frequency or V-number, defined as V=[2π rcore/λ]sinθaccept 
, where rcore is the fibre radius and λ is the wavelength of the light.  For V ≤  2.405 the fibre is 
termed a monomode [HAW89].  The larger the value of the sine of the acceptance angle, 
defined as the numerical aperture (NA), the larger the cone of light which can be coupled into 
the fibre and the more the light exiting the fibre will spread out.  The fibre used for this project 
has NA=0.11.   
It is possible to deliver the light to the face of the MAPMT by placing the end of the fibre 
as close to the borosilicate glass window as possible.  However this involves having an air gap 
between the fibre and MAPMT face so that the fibre can be moved across the face during a 
scan.  Due to this air gap and the 800 µm thick window, the light spot will have spread to a 
diameter of ~200 µm before its incidence on the photo-cathode.  Since the 300 µm gap between 
MAPMT pixels has to be accurately mapped, a more acceptable light spot diameter must be 
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constructed.  Therefore a graded index lens with a confocal parameter11 of 8.0/2  mm and a 25 
mm focal length is mounted on the end of the monomode fibre.   
The spot-size was measured by using a CCD camera which had a pixel size of 9 µm and 
was positioned at the focal length distance of mm5.025±  from the end of the fibre, at a 
position where the photo-cathode surface of the MAMPT would be placed.  The spot-size 
distribution is shown in Figure 2-4 and has an approximate upper limit on the full-width-half-
maximum (FWHM) of 47 µm.  The top of the distribution is missing as it overflows the ADC 
range of the camera.  
 To enable scanning of the light across the face of the MAPMT in x and y, two motorised 
stages were used, each with 1 µm resolution.  One moved the MAPMT in the horizontal plane, 
the other moved the end of the fibre in the vertical plane.  A stepper motor driver unit, 
interfaced to a PC, was designed and built to control the stages. 
2.4 Characteristics of the M64 MAPMT  
This section characterises the performance of the Hamamatsu R5900-00-M64 MAPMT 
when under test in the setup described in section 2.3. 
                                                 
11 The confocal parameter is defined as the distance perpendicular to the place of the focussed spot at which the intensity falls by 
a factor of 2 and the spot radius increases by a factor 2 . 
Figure 2-4 Spot-size distribution of light from the end of the fibre. 
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Single-photon resolution 
The single-photon resolution of the M64 was studied.  Although the discrimination of one 
photon from two or more in the same pixel is not essential for LHCb RICH purposes, it does 
have some advantages [TP98].   
The monomode fibre was positioned centrally on an MAPMT pixel. To select the 
working voltage of the LED to give single-photons, the LED voltage controlling the photon 
intensity, was increased from 6.1 V to 12.5 V in steps of 0.2 V.  For each setting the LED was 
triggered 100,000 times.  No photons were detected below 6.1 V.  Figure 2-5 shows two typical 
spectra, with the LED voltage at 7.3 and 9.7V.  A fit was made to these spectra to determine the 
position of the single-photon peak and the mean number of photons detected.  The fitting 
procedure uses a combination of Gaussian distributions to simulate a) the resolution of the 
MAPMT tube to a single-photon, and b) the noise peak.  A Poisson distribution is used to 
Figure 2-5 Fitted spectra in ADC counts (0.25pC/channel, bias voltage –950V).  The LED voltage is a) 7.3 
V and b) 9.7V. The fitted parameters are given as follows:  P1=normalisation, P2 =mean number of 
photons detected, P3=sigma of the single photon peak, P4=position of single photon peak with respect to 
pedestal  mean, P5=pedestal mean and P6=pedestal sigma.  P3 to P6 are in units of ADC counts. 
a) b)
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simulate the relative probability for producing 0, 1, 2 and 3 photons.  For an in-depth study of 
fitting responses from M64 tubes the reader is referred to [RAD02].  It can be seen that good 
fits to the data are produced giving, in these two cases, a mean number of photons of 0.96 and 
1.64, respectively.  Although the multi-photon peaks are not resolved by the eye, the fits indicate 
that the multi-photon response of the MAPMT tube is well understood.  
Relative efficiency across the tube surface 
Hamamatsu quotes the photo-cathode efficiency of the MAPMT to be ~20%, however 
an absolute measurement of this is beyond the scope of this work.  Therefore the relative 
efficiency across the surface of the tube was measured, as was the local detection efficiency 
caused by the gap between pixels.  The entire area of the tube was scanned in 100 µm steps with 
the light source. The LED voltage was set at 9 V, and rows of eight pixels were read out in turn. 
For each, a pedestal run was made and this enabled a 5σ noise cut.  The LED was triggered 
10,000 times at each position of the light source.  The signals received from the MAPMT above 
the noise cut were classed as hits and counted.  The total counts for each position was then 
plotted.  An example of a scan is shown in Figure 2-6.   
Dead areas between pixels and inefficiencies at the centre of the pixels are clearly seen in 
Figure 2-6.  These effects are caused by the HT focusing wire geometry of the tube, explained 
below.  A photograph looking through the MAPMT window, Figure 2-7, is of a single pixel.  
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Figure 2-6 Example of 1D and 2D scans across the face of the MAPMT photocathode. 
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wires and through the middle of the pixel is a single focussing wire, slightly off centre, which 
optimises the focussing properties.  These areas define the inefficient regions of a pixel. 
The integrated tube efficiency, relative to the fully efficient regions of the pixels is now 
calculated.  This is done by taking an average of the counts over the flat top of all central pixels 
(ignoring the dip in the centre of each pixel) and this is then taken to represent 100 % relative 
efficiency.  The relative efficiency integrated over the surface of the tube is then found to be 74 
% ± 3 %.  The full efficiency of the MAPMT for a single-photon is therefore approximately 
~ ( ) .6.08.1403.074.02.0 % % ±=±× , assuming the photo-cathode efficiency to be 20 %. 
Pixel gain uniformity 
The variation of photo-electron gain at various locations of the tube (with particular 
interest at the edges and centres of the pixels) was studied.  The bias voltage was set at –950 V 
and the LED voltage at 9V.  Firstly, to study the gain variation within a pixel, pixel 13 (defined 
by the numbering scheme shown in Figure 2-1) was measured in a 5x5 grid of 300 µm steps.  At 
each step the LED was triggered 100,000 times and the signals from the MAPMT 
histogrammed and the single-photon peak was fitted as in Figure 2-5.  The resulting variation of 
gain over the pixel was found to have an RMS of 15±5 %.  Secondly, to study the gain variation 
pixel-to-pixel, the light source was scanned over two fully efficient points on each of the 64 
pixels and similar single photo-electron spectra measurements taken.  A comparison of the 
single-photon peaks (parameter P4 of Figure 2-5) gives the relative pixel-to-pixel gain uniformity 
for a single-photon response.  The distribution is shown in Figure 2-8.  Although the gain is 
generally uniform, there are certain channels with relatively low gain response.  As mentioned 
Figure 2-7 Photograph of a single MAPMT pixel. 
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earlier, this is a feature of the M64 tube [MAP97].  If the six pixels with low gain are ignored, the 
gain variation is less than 20 %.   
The gain variation can be primarily attributed to the fabrication of the first dynode.  Even 
very small variations in the secondary-emitter material at this dynode stage will affect the 
number of electrons emitted; this small variation will then be multiplied by the full stage. 
Implications of  gain variation for the readout electronics 
Several factors will influence the SNR of the front-end electronics.  These are the 
typical signal response of the MAPMT from a single-photon, the maximum number of 
photons detected in a single pixel, the variation of gain over the MAPMT, the front-end 
electronic noise and the dynamic output signal range of the amplifier.  The specifications of 
SNR and the dynamic range of the input signal to which the chosen amplifier must comply 
are now discussed. 
Considering the dynamic range requirements, the gain variation over a tube has an 
RMS value of ~11 ADC counts (refer to Figure 2-8).  Taking plus and minus the RMS value 
about the mean ADC count provides a working definition of the limits over which a photon 
Figure 2-8 Distribution of the mean of the single photon peaks in ADC counts for 64 pixels. 
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response might be expected.  Therefore the pixel gain variation over a tube can be crudely 
estimated to be 2≈−
+
RMSMean
RMSMean .  In addition, there is a tube-to-tube gain variation which is 
given by  [MUH00] as ~2.  Taking the quadratic sum of these two values gives an overall gain 
variation of ~3.  As the expected number of photons within a given pixel is estimated to be a 
maximum of 3, the total dynamic range at the input of the amplifier is, in terms of photon 
hits, 3x3=9.  To consider this in terms of electrons at the amplifier input depends on the HV 
setting of the tube.  To stay within the dynamic range of the amplifier, the HV has to be 
compatible with the amplifier’s dynamic output transfer function whilst giving as large a signal 
as possible compared to the electronic noise.  A SNR specification can be given for an 
average tube with a typical tube gain and gain variation; the tube-to-tube SNR variation can 
then be alleviated by adjustment of the tube high voltage on a tube by tube basis.  The SNR 
of the tube studied is 209.1
33 ≈  from Figure 2-5.  Considering this to be a typical tube, a 
gain variation of 2 would imply a SNR of only 10 in the worst case.  A front-end ASIC to 
read out the MAPMT should therefore ideally improve the SNR to ~40 for the typical case in 
order to give a SNR of ~20 in the worst case.  Whether this SNR is possible will ultimately 
depend on the detailed amplifier design. 
2.5 Summary 
The 12-dynode R5900-00-M64 H7546B MAPMT performs to the manufacturer’s 
specifications and is a suitable photon detector for the LHCb RICH detectors.  The M64 family 
has improved in performance over the years.  Although the statistical dynode gain variation 
smears the single-photon resolution, a fitting process to the signal spectra can recover the single-
photon response and mean number of photons detected.  Due to the focussing and gain 
structure of the MAPMT, the relative efficiency is reduced to %374± .  With a single-photon 
gain of up to 1x106 electrons, the readout electronics are greatly simplified for the MAPMT.  
However, the amplifier must be able to accommodate the dynamic range of the input signal of 9 
and give a SNR ratio of ~40 for a typical pixel response so as to ensure all signals are well above 
the noise. 
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The studies described in this chapter do not take into account the detection efficiency for 
the entire RICH photo-detector plane as a loss is incurred due to the packing density achievable 
and the absolute photo-cathode quantum efficiency.  The R7600-03-M64 can be used to 
improve the packing density by ~14 %, since its flange is removed and its spectral range has 
improved by 50 % due to the new UV-glass window.   
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Chapter 3 
Introduction to the design of  an MAPMT readout 
chip 
This chapter outlines the important points needed to develop and select a suitable readout 
chip for the LHCb RICH detectors in the case where MAPMTs are used.   The chip selection 
process and subsequently the so-called ‘Beetle’ ASIC readout chip and design philosophy are 
discussed. 
3.1 Requirement 
At the end of 1999 the Hybrid Photon Detector and LHCBPIX1 ASIC readout chip were 
chosen as the base-line detector and readout scheme, respectively, for the LHCb RICH 
detectors.  This readout scheme was still in the early development stages and was demanding in 
its design requirements.  Therefore it was essential that a back-up solution was available.  The 
back-up was the MAPMT, discussed in Chapter 2.  The tube had already been under study and 
fully characterized but there was no existing readout chip that conformed to the LHCb 
specifications and could be directly coupled to an MAPMT.   Three options existed:  1) to 
design and fabricate a completely new ASIC, 2) to take an existing ASIC and match the 
MAPMT output with discrete or active components on an external PCB, and 3) to modify an 
existing ASIC to be compatible to the MAPMT.    Option 1) was discounted due to the design 
effort and cost.  Option 2) was undesirable due to the extra cost and problems associated with 
the manufacturing of a PCB to mount the tubes and chip along with the external components 
needed for input matching; this area would be very dense with track lines and components.  
Option 3) was considered the most favorable as the cost of the ASIC fabrication would be 
shared with the VELO and tracker projects, PCB complications would be removed, a minimal 
amount of design effort would be needed (as this would only be a modification), and support 
from the chip designers would be readily available.   
An additional possibility exists to modify the MAPMT gain to reduce the output signal to 
~20k electrons for a single-photon input, which is approximately the number of electrons that 
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an average silicon readout chip can tolerate. This gain reduction could be combined with 
options 1) and 3) to make the chip design process less demanding. Preliminary tests of 
modifying the MAPMT high voltage resister ladder network to give smaller gain was 
unsuccessful, although later in 2002 Hamamatsu would offer a tube tailored to LHCb 
requirements. 
The following sub-sections describe some of the fabrication processes available for ASIC 
design, the ASICs that exist in the high energy physics community that  have been considered 
for use with an MAPMT, and finally a description of the ASIC chip used. 
3.1.1 ASIC manufacturing processes 
Chip fabrication is available worldwide but becomes extremely expensive or even not 
available for production of low numbers, i.e. less than a few 100 wafers, as the cost of the mask-
set is prohibitively high.  The low number of wafers required by the high-energy physics 
community therefore limits the chip fabricators available.  In addition, radiation tolerant layout 
techniques or processes must be allowed by the fabricator.  For the 0.25 µm CMOS12 deep sub-
micron process the radiation tolerance is gained by special layout techniques, discussed in 
section 3.4.  Another method of making a chip design radiation hard is to use special process 
techniques like TEMIC Bi-CMOS DMILL, discussed below.  The following companies are 
available to the high-energy physics community: 
Austria Mikro System International GmbH (AMS) CMOS: 
AMS [AMS] provides a variety of production-proven and industry-standard process 
technologies. The core technologies consist of 0.35 µm and 0.8 µm digital and mixed signal 
CMOS and Bi-CMOS processes.  The Helix chip, a predecessor to the Beetle, was fabricated in 
this technology.  However, the increased demands on radiation tolerance now makes this 
technology unusable due to the limited geometry size of 0.35 µm. 
                                                 
12 Complementary Metal-Oxide-Semiconductor. 
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IBM Blue Logic CMOS 6SF  
This IBM [IBM_CMOS] technology is an advanced high-yield process technology 
featuring 0.25 µm lithography. The fine lines and high densities characterizing this silicon 
process can support high-performance graphics, leading-edge microprocessors, 
communications, and computer data-processing applications. The technology provides a P-
epitaxial13 layer on a p+ substrate feature.  This gives improved latch-up protection due to the 
thin epitaxial layer, described in more detail in section 3.4.2. Planarized passivation and interlevel 
dielectrics enable manufacturing of more levels of metal, permitting higher densities and more 
integration of components.  The IBM processes are available through Mosis, which is the US 
equivalent to Europractice (see below), but is considered expensive.  More detail on the 0.25 µm 
process is given in section 3.1.3. 
Europractice Alliance Network: 
Europractice [EURO_p] offers a network of design houses that work together with the 
Europractice IC Service in order to offer a total design and fabrication solution.  This includes 
design, low cost prototyping and production, packaging and testing.  At present there are around 
20 fabricators to choose from that offer specialized processes, for example high voltage and 
mixed processes (Bi-CMOS).  A tender was placed for LHC chip development but none of the 
Europractice fabricators could offer both full access to the wafer during production or a 
competitive price.  
Temic DMILL 
The DMILL (Durci-Mixte sur Isolant Logico-Lineaire) process, developed in France by a 
consortium [HU96].  This was used for the SCTA128 chip that was considered for the LHCb 
RICH detectors and is therefore discussed in a little more detail.  DMILL offers a radiation 
hard, high-speed analogue and digital process to the LHC community.  The DMILL process 
combines bipolar and CMOS in a 0.8 µm process with a gate oxide thickness of 14 nm.  It offers 
                                                 
13 Epitaxial layer:  A single crystal layer that has been deposited or grown on a crystalline substrate, both having the same 
structural arrangement.  The chip circuitry is in the epitaxial layer while the substrate acts as a structural support. 
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a variety of devices: MOS FET, fast BJTs, JFETs and high value resistors with low stray 
capacitance.  The technology employed is silicon-on-insulator (SOI) which uses a thin oxide to 
separate the ~70 nm active substrate from the silicon carrier substrate.  The thin active substrate 
is a key factor in making this process radiation hard to single event upsets, as the bulk volume 
under the transistors does not create large numbers of electron hole pairs for an ionizing particle 
passing through it.  Figure 3-1 shows the cross sectional view of NMOS and PMOS transistors 
in the DMILL process.  Steps are required to further reduce radiation effects: 
• ‘Trench isolation’ is used to prevent parasitic paths that are created by ionizing 
radiation in the oxides.  The trenches also reduce the volume of the bulk under 
the transistors. 
• Trapped interface states at the oxide and diffusion boundaries are removed by the 
surface finishing processes. 
• Etching with high frequency plasma is kept to a minimum to prevent generation 
of trapped interfaces during fabrication.  
 
In comparison to the 0.25 µm process, DMILL is more suited to analogue design as it 
offers fast bipolar devices but requires more real estate due to the trench isolation and the fact 
that it is a 0.8 µm process.  This makes the CMOS devices actually about four times slower than 
for the 0.25 µm process.  Also the fabrication of identical devices (matching) is better with the 
0.25 µm process as the accuracy of the lithography requires it.  The price of production is 
comparable for both processes but the 0.25 µm has a larger market which facilitates portability 
of the design to other fabricators.  The DMILL process does not have the dense packing 
properties of the 0.25 µm process and is nearing the end of its production life.  Finally, with the 
Figure 3-1  Cross sectional view of NMOS and DMOS in a DMILL process [SEX01]. 
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correct layout procedures, both DMILL and the 0.25 µm processes can be considered radiation 
hard to a total dose of 10 Mrad. 
3.1.2 Chip selection 
Several readout chips for high-energy physics experiments have been developed over the 
last few decades with demands for high speed performance, reliability, radiation and magnetic 
field tolerance, low cost, availability (both in terms of development and technology), extremely 
high sensitivity and low noise, all becoming ever more demanding.   Generally the readout chips 
are similar in principle but tailored to their specific task.  The majority of the readout chips have 
been developed for silicon detectors where low input impedance for charge collection is 
required, this being achieved with a charge-sensitive front-end amplifier.   
For LHCb, all readout chips must conform to the LHCb global electronics scheme, 
outlined in section 1.3; thus the data capture rate, storage (latency) and ‘time to readout’ are all 
specified.  A further consideration is the technology of chip fabrication as this not only affects 
the radiation-tolerance properties but also the chip availability when time comes for 
manufacturing.  Some of the chips considered for MAPMT readout are presented in the 
following bullet points.  They all require some form of modification for MAPMT use. 
• The Beetle family was first developed for the LHCb VELO sub-detector, 
therefore it meets all of the LHCb global requirements including the required 
radiation tolerance.  The Beetle in its standard form cannot accept the dynamic 
range of the MAPMT signal and would need customization to the front-end 
amplifier.  A major advantage of the Beetle chip is that it allows operation in 
either binary or analogue mode.  The Beetle is built on 0.25 µm CMOS 
technology Chapter 5 gives further detail of the modification requirements.   
• The SCTA128 [KAP98] [KAP98n] was a backup solution for the LHCb VELO 
detector.  This readout chip was originally designed for the LHC ATLAS 
experiment and then later modified for the VELO to conform to the global 
LHCb specifications.  The SCTA128 is very similar to the Beetle chip in 
functionality but differs in the fabrication process; the SCTA128 is fabricated in a 
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DMILL 0.8 µm BiCMOS technology.  Like the Beetle, the SCTA128 cannot 
accept the dynamic range of the MAPMT.  At the time of writing, further effort 
on the SCTA128 for the VELO had been abandoned and the Beetle was the 
chosen option. 
• The APVm [JON98] is designed for the LHC CMS inner tracker detector and 
conforms to the LHCb radiation-tolerance requirements.  However to use the 
chip in a 40 MHz sampling manner necessitates operation in the so-called 
‘deconvolution’ mode, which precludes the LHCb requirement to read out 
consecutive triggers.  In the deconvolution mode the signal is passed through a 
Finite Impulse Response (FIR) filter which removes the slow components of the 
signal to reduce pile-up effects.  This therefore removes some of the analogue 
information.  The APVm was used to read out an MAPMT in a test beam during 
the summer of 1999  [MUH00].  The MAPMT was coupled externally to the chip 
by charge division using a ‘tuning fork’ capacitor on a ceramic fan-out.  The 
external components caused large pulse overshoots at the amplifier output stage 
and cross-talk at the inputs.  This was acceptable for charactering the MAPMT in 
the test beam but would not be suitable for the final system. 
• The ALICE pixel chip [TDR00] underwent design modifications for LHCb and 
was made compatible to reading out pixel HPDs.  The LHCb version is called the 
‘LHCBPIX1’.  Although fully compatible to the LHCb requirements, the 
sensitivity of this chip is very high and would need a considerable modification to 
accept an MAPMT signal.  Furthermore it has no analogue readout mode, which 
is highly advantageous for MAPMT readout due to unpredictable common mode 
noise and the large gain variations between channels and tubes.  The ‘LHCBPIX1’ 
is a bump-bonded chip with 1024 channels, which makes the physical 
interconnections to an MAPMT impractical. 
 Following careful examination of all the possible chips, the author pursued the option to 
modify the Beetle to accept the relatively large input signal for MAPMT readout requirements.  
At that time, the Beetle was in a very early stage of development and therefore allowed the 
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author to join the design team to develop the chip with the RICH specifications in mind.  
Furthermore, the technology at the time was relatively new and would therefore still be available 
at manufacturing time, even if this meant transporting the design to another 0.25 µm fabricator.  
The modified Beetle adapted for MAPMT readout is named the BeetleMA.  A version number 
is added that corresponds to the Beetle chip that has been modified along with a BeetleMA 
version number, e.g. Beetle1.2MA0.  
3.1.3 The Beetle readout chip 
A general description of the Beetle chip is discussed here.  For more technical information 
the reader is referred to [BAU03] and [HD_U]. 





BeetleFE1.0 May 1999 2 x 2 Front-end test chip 
BeetleBG1.0 May 1999 2 x 2 Bias generator test chip 
Beetle1.0 April 2000 5.5 x 6.1 Readout chip 
BeetleCO1.0 April 2000 2 x 2 Comparator test chip 
BeetlePA1.0 April 2000 2 x 2 Pipe-amp test chip 
BeetleMA1.0 April 2000 2 x 2 Front-end test chip 
Beetle1.1 March 2001 5.5 x 6.1 Readout chip 
BeetleFE1.1 May 2001 2 x 2 Front-end test chip 
BeetleFE1.2 May 2001 2 x 2 Front-end test chip 
BeetleSR1.0 May 2001 2 x 2 SEU robust test chip 
Beetle1.2 April 2002 5.1 x 6.1 Readout chip 
Beetle1.2MA0 December 2002 5.2 x 6.1 Readout test chip for MAPMT 
Beetle1.3 July 2003 5.4 x 6.1 Readout chip 
  
A collaboration of three institutes, Heidelberg [HD_B], Oxford [OX_B] and NIKHEF 
[NIK_B], undertook the design of a chip that could be used for the VELO, Inner Tracker and 
RICH.  Heidelberg is the design centre and is where the chip database resides.  The 
Table 3-1 The Beetle family.
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development of the Beetle chip started in the last quarter of 1998 and the first chip submission 
was in May 1999.  Table 3-1 lists the family members.  The Beetle architecture is built on the 
HELIX128 [TRU00], which is a readout chip developed for the ZEUS [ZEU], HERMES 
[HER] and HERA-B [HER95] detectors at the HERA electron-proton accelerator at the DESY 
Laboratory, Hamburg, Germany.   
 The Beetle chips are manufactured in a 0.25 µm CMOS process that uses one polysilicon 
layer, three metal layers (with options for up to five), metal insulator metal capacitors (MIM), 
poly and diffusion resistors and a gate oxide thickness of 6.2 nm.  With the appropriate layout 
techniques described in section 3.4, this process is radiation hard.   
General readout scheme of  the Beetle 
Figure 3-2 shows a block diagram of the Beetle architecture.  The Beetle is a 128 input-
channel device.  The physical implementation of the input pads is a fourfold staggered pad array 
having a pitch of ~40 µm.  The pads are followed by electrostatic discharge (ESD) protection 
diodes.  Each channel consists of a continuous sampling charge-sensitive preamplifier (CSA), 
the output of which is shaped by an active CR-RC shaper stage which has a rise-time of 25 ns 
and fall time to 30% remaining after a further 25 ns.  A source follower buffers the output of the 
shaper.  The shaper times, channel occupancy rate, overshoot and noise contribution can all be 
optimised in a limited way by adjusting on-chip DACs.   
The buffer output can be utilised in three ways: 1) for analogue readout the signals are 
sampled and stored in the pipeline memory, 2) for binary readout a comparator with adjustable 
polarity and threshold per channel provides a binary signal which is sampled and stored in the 
pipeline memory, 3) for the Level_0 trigger output of the VETO detector, four adjacent binary 
channels can be ORed, latched and multiplexed at 80 MHz using LVDS14.  The advantage of 
binary readout over analogue is that the bandwidth required from Level_0 to Level_1 is 
considerably reduced.  Binary transmission needs only ‘one bit’ of information, either a ‘1’ or a 
                                                 
14 The ORed channels have dedicated output ports labelled ‘compout’ which are located on either side of the chip which use the 
LVDS standard, Low Voltage Differential Signals. 
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‘0’, while the analogue readout would typically require 8-bits per channel, dependent on the 
resolution of the ADC.   
The binary/analogue choice is particularly important for the RICH MAPMT readout.  
Although the binary readout would have considerable financial saving due to the reduced 
number of fibre-optic transmission cables required between Level_0 and Level_1, for low-gain 
pixels, the MAPMT does not have a good separation between the signal and noise.  This makes 
the binary threshold difficult to set.  If the binary threshold is set ‘low’ then many noise signals 
would be misconstrued as genuine MAPMT photon hits.  If the binary threshold is set ‘high’ 
then many of the genuine MAPMT photon hits would be discarded.  The binary readout 
characteristics of the MAPMT are a subject of further study. 
Downstream of the buffer, the sampled signal, either analogue or binary, is captured at 40 
MHz and stored in a pipeline buffer (also known as a ‘ring buffer’).  The pipeline has a 
programmable latency of up to 160 sampling intervals, i.e. 4 µs at 40 MHz. The pipeline buffer 
is realised in FET gates which are configured as capacitors; they are referred to here as ‘pipe-
FETs’.  These pipe-FETs reduce the silicon area required compared to MIM capacitors which 
must have a total area of less than 300000 (µm)2, defined by the fabrication rules.   Each pipe-
FET has an associated read and write switch that allows cells to be read out or overwritten.  
Read and write cycles are managed by pointers which increment the pipeline buffer at the 
system clock speed.  The read pointer follows the write pointer with a delay set by the latency 
register, 160 sampling intervals in the case of LHCb.  On a readout request, the read pointer 
flags the addressed column in memory and moves on.  Readout is then initiated, releasing the 
read switch and transferring the stored charge in the pipe-FET to a resetable charge-sensitive 
amplifier, the ‘pipeline readout amplifier’.  This initiation time takes 100 ns.  Within this 100 ns 
an events header is added.   The data from the pipeline readout amplifiers from a triggered event 
are multiplexed 128:4, common mode subtracted using the ‘sense channel’ (refer to Figure 3-2) 
and driven off chip within 900 ns. 
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Figure 3-2 Block diagram of the Beetle ASIC. 
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3.2 MOS FET characteristics 
The Beetle chip uses MOS FET technology.  In order to introduce the Beetle design 
considerations, an overview of the theory of MOS FET devices is necessary.  Characterization 
of MOS FETs is available in numerous text books, for example [SED98], and therefore will not 
be repeated here.  This section is intended to be a reminder of the basic features of design with 
MOS FET devices. 
The terminology employed throughout this thesis for signal definition is as follows:  total 
instantaneous quantities are denoted by lower case symbols with uppercase subscripts, for 
example iG and vG.  Direct-current (DC) quantities will be denoted by an uppercase symbol with 
an uppercase subscript, for example IG and VG.  Finally, incremental signal quantities will be 
denoted by a lowercase symbol with lowercase subscript, for example ig and vg.  This notation is 
illustrated in  Figure 3-3. 
The enhancement MOS FET is the most widely used device in integrated circuit design. 
n-channel devices are preferred to p-channel devices because of their higher transconductance, a 
result of the fact that µn is two to three times higher than µp, where µn and µp are the electron 
and hole mobility, respectively.  Both devices are, however, utilized in CMOS technology, 
currently the most popular technology for the design of analogue and digital integrated circuits.  
In ASIC design only two parameters are at the designer’s disposal, namely the aspect ratio L
W , 






given in terms of the width (W) and length (L) of the gate dimensions, and the voltage between 
gate and source, VGS.  The enhancement MOS FET has two operational regions, the ‘triode’ and 
‘saturation’ regions. The saturation region is usually used in amplifier designs and in the ideal 






.  In practice the saturation region 
occurs when VDS=(VGS-Vt) and has an incremental output resistance ro.  The variables ro , Vt and 
VDS are defined in the following text.  Figure 3-4 depicts the characteristic curves of an n-
channel enhancement-type MOS FET indicating the triode and saturation operating regions and 
the affect that vDS and iDS have on the output resistance ro.  
For an NMOS FET the following equations apply: 
for the triode region where VGS≥  Vt , VDS ≤  VGS-Vt 









Figure 3-4  An n-channel enhancement-type MOSFET with VGS and vDS applied.  The triode and saturation 
operating regions are shown.  Also shown is the affects of vDS on iD in the saturation region giving the output 

























and for small VDS 
 
For the saturation region where VGS ≥  Vt , VDS ≥  VGS-Vt , 
 
In the equations above, ID is the drain current, Vt is the ‘threshold voltage’ (see below), 
VDS is the voltage between drain and source, and nk '  is the process transconductance parameter 
given by oxn C×µ , where oxC  is the capacitance between the gate and the conduction channel.  
The channel-modulation parameter is given by 
AV
1=λ  where VA is the ‘Early voltage’ and is 
an intersect point on the –VDS axis of the iD vs vDS plot that is extrapolated from the linear part 
of the curve when in saturation.  Typical values of λ , normally defined for the minimum 
allowed L dimension used in any one technology, range from greater than 0.1 V-1 for short-
channel devices to 0.01 V-1 for long channel devices [GEI90].   
The value of VGS at which a sufficient number of mobile electrons accumulate in the 
channel region to form a conduction channel defines the ‘threshold voltage’, Vt.  The value of Vt 
is controlled during device fabrication and has a characteristic given by [SED98] 
where γ  is the fabrication process parameter given by oxsA /C2qN εγ = , NA is the doping 
concentration of the p-type substrate, q is the electron charge C19106.1 −× , 
F/cm s
121004.1 −×=ε  is the permittivity of silicon and fφ  is a manufacturing parameter, 
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typically 0.3 V.  toV  is the threshold voltage for Vsb=0 where Vsb is the voltage between the FET 
source terminal and the bulk (also called the body).   
For a PMOS device Vt and VA are negative, and for the triode region, VGS≤  Vt  and VDS ≥  
VGS-Vt.  For the PMOS saturation region, VGS ≤  Vt  and VDS ≤  VGS-Vt. 
Transconductance (gm), which is the small-signal V-I transfer function for a FET device, is 
given by the following equations for a FET operating in the saturation region: 
 
  






∂  for small-signals in 
the saturation region and is infinite in the ideal case.  The value of  ro can be found from 
For small-signal analysis it is usual to remove all of the DC sources and replace them with 
low impedance paths to a common point i.e. ground.  This makes analysis of the circuit far less 
complex.  The FET’s transconductance parameter gm and output resistance, ro are used to 
represent its current and voltage characteristics.  An example of a common-source amplifier and 
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In general the source terminal is usually tied to the bulk, as in the case of Figure 3-5.  
However, there are many occasions where the source will be tied to another voltage potential 
node of a circuit, a good example is a common-gate amplifier where the source potential is tied 
to the input voltage, Vin.  As Vt determines the conduction channel thickness, which in turn 
determines the value of ID, it follows that the body acts as another gate for the MOS FET.  This 
is easily accounted for in small-signal analysis circuits by just adding another transconductance 
parameter gm_sb , where gm is multiplied by the body-effect parameter Χ , which typically lies in 
the region of 0.1-0.3 [SED98].  The value of Χ  can be found from 
 
The current mirror configuration 
In ASIC design the use of current-sources/mirrors constructed from FETs, both for FET 
biasing and as circuit load elements, is extensively used in CMOS design due to the small size 
and good matching of FET devices compared to discrete devices such as resistors.  The use of a 
current-source as a load element is widely used as this offers a large output resistance for small 
signals.  The large resistance consequently gives a large voltage gain.  Current mirrors are useful 
for distributing bias currents across chips as it is much simpler to program a current bias with 





























Figure 3-5 a) A common-source amplifier and b) the equivalent small-signal model. 
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generated by using a FET to mirror it.  The FET can be chosen with different dimensions to 
increase or decrease the mirrored current. 
Figure 3-6 a) shows a standard current mirror configuration.  A current flows through M1 
which is defined by the gate-source voltage, VGS1.  Since VGS1=VGS2, ideally the same current, or a 
multiple of the current in M1, flows through M2.  By ignoring the ( )DSVλ+1  term in Equ 3-3  
and assuming that VGS and Vt are exactly the same for both devices (which is determined by 
how well the devices are matched in layout), a simplified expression for the current ratio ID2/ID1 
is given as 
This demonstrates how to adjust the W/L ratio of the two devices to achieve the desired output 
current ID2=IOUT.  If the FETs are the same geometric size, the same drain current flows in each 
FET providing M2 is in the saturation region.  







































v ×= 1 Equ 3-11



























In this case RLOAD is an active transistor (M2) in a gate-drain configuration.  The equivalent 




.  In this way, large values of resistance can in principle be made 
with little real estate.  Another configuration which further increases RLOAD is to disconnect the 
gate-drain connection of M2 and instead have a fixed reference voltage on the gate of M2.  This 
in effect makes M2 a current-source.  The value of RLOAD then becomes the incremental 
resistance ro , which is much larger than a typical value of 1/gm.  The gain of the common-source 
amplifier is then given by 
where the represents the parallel combination of components.   
3.3 Noise and amplifiers 
Most particle physics detectors deliver only a small but fast analogue charge pulse from 
their output; the rise-time of the MAPMT considered in this thesis is ~ 2 ns.   To be able to 
make this signal usable it must be amplified.  Due to the sheer number of channels used in 
particle detectors the amplifier will need to be low power.  If precision is required then it will 
also need to be fast, analogue, and have low noise.  Noise is the ultimate limit of detectability of 
small signals and determines the accuracy to which they can be measured.  In the best case the 
noise performance of an entire readout system is dominated by the pre-amplifier noise.  For 




v ×= Equ 3-12
Figure 3-7  Cascade of two amplifiers.
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example consider the cascade of two amplifiers shown in Figure 3-7.  A1 and A2 represent the 
gain of the amplifiers and N1 and N2 the noise contribution of each amplifier represented as a 
voltage at its input.  The input SNR is simply S/N1.  Assuming uncorrelated noise, the output 
SNR is given by [BAU03] 
Therefore a high gain, low noise first stage is desirable.  In the case of the Beetle folded-cascode 
pre-amplifier described in, Chapter 5 the first stage is the input transistor.   
The pre-amplifier noise can be optimised by understanding the noise sources within an 
amplifier and by matching the output impedance of the detector with the pre-amplifier input 
impedance.  A low noise pre-amplifier design can be achieved if the source impedance is known 
and suitable layout techniques, along with correct choice of technology, is employed.  This is 
described in detail in section 5.2.   
Impedance matching between the source and the pre-amplifier can be achieved by 
transformer coupling, reactive tuning or reactive matching.  Transformer coupling and reactive 
tuning do not generally lend themselves to particle physics applications due to either the high 
cost if realised within a monolithic device or the large area of real-estate needed if realised in 
discrete components.  Reactive matching also requires that the source output stage has a fixed 
frequency response, and that the pre-amplifier input impedance matches the source while 
maintaining the required amplifier signal transfer function.   
The way in which noise signals are characterized also depends on the load type.  It is 
conventional to refer noise voltages to the input of an amplifier that would give the equivalent 
noise at the output.  The advantage of this is that one can easily consider relative noise added by 
the amplifier to a given signal, independent of amplifier gain.  For the case where the input 



























































detector readout system is defined as the ratio of the total integrated RMS noise voltage at the 
output to the signal amplitude due to one electron charge at the input.  
The amplifiers described in this thesis are built in CMOS technology and therefore the 
discussions on amplifier noise sources are restricted to FET devices.  The three main noise 
sources to be considered are thermal, shot and flicker.  Thermal noise, also known as Johnson 
noise, exists in any piece of material that suffers thermal excitation of the atoms. The thermal 
movement of the charge carriers causes a fluctuation in the charge distribution and an 
instantaneous electric field is produced which can be measured across a conductor.  The root 
mean squared voltage and current noise, given in many text books [HOR80], is 
and  
 
The current flowing between the drain and source terminals in a MOS FET is based on 
the existence of an inverse resistive channel between them, formed by the majority carries in the 
substrate under the appropriate control of the gate voltage.  In the case where VDS is less than 
VGS-Vt (the triode region) the inverse channel current noise can be considered to be due to a 
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where go is the conductance (the reciprocal of R).  A representation of the conduction channel 
in the triode region is shown in Figure 3-8 a).  For the more common case where VDS is large 
enough that the FET is operating in the saturation region, the resistance of the conduction 
channel must be considered in small-length x∆  sections as it is no longer homogeneous.  This is 
represented in Figure 3-8 b).  For each x∆  section the output current noise due to the noise 
voltage is calculated and the total drain noise is found by integrating along the entire channel.  
For the FET working in the saturation region, from Equ 3-2 and Equ 3-15, 2di  in the 
conduction channel is given by 
where µ is the electron hole mobility and )(xQn = ( ))()( xVxVVC tGSox −−  is the inversion 
channel charge per unit area with Vt(x) being the threshold voltage at position x.  Vt(x) is 
dependent on the channel potential V(x).  However, if the dependence of the threshold voltage 
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At the point of saturation where VDS=(VGS-Vt ), Equ 3-18 can be simplified to 
By experiment [CHA91] it has been found that Equ 3-19 remains valid and is a good 
approximation in the saturation region when ( )tGSDS VVV −>  and is the model most frequently 
used for Johnson noise in MOS FET devices.  By writing 
m
dn g
iv = , Equ 3-19 becomes the 
equivalent 2nv  noise equation.  This is an important result as it shows that the noise voltage can 
be reduced with large values of gm. 
Shot noise is the effect from a current flow of discrete electric charges, not a smooth 
fluid-like flow.  In transistors it occurs whenever current carriers cross a barrier such as a pn-
junction.  Each carrier causes a slight transient current surge as it travels across the junction, the 
combined effect being a random current fluctuation.  Shot noise power is directly proportional 
to the DC current passing the junction; its effect is greatest when the junction has high internal 
impedance such as a reverse-biased collector-base junction.  The statistical fluctuation of current 
per unit frequency is given by  
where q is the electron charge and DCI  is the DC current passing the junction.  For a MOS 
transistor the shot noise is associated with the leakage current of the drain and source reverse-
bias diodes.  Since the leakage current is generally much smaller than the drain-source current, 
IDS, its effect is normally the least dominant noise source in FET devices. 
Both Johnson and shot noise are classified as white noise, i.e. they have a flat frequency 
power-spectrum.  Both are irreducible forms of noise, generated according to physical 
principles.  The most expensive and carefully made resistor has the same Johnson noise as the 
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cheapest and poorly made.  However the quality of a device will affect the ‘Flicker noise’.  
Flicker noise, also referred to as 1/f noise, is due to random variations in diffusion processes in 
transistors or fluctuations in resistance in the case of resistors.  As the name suggests, the power 
spectrum of the 1/f noise is inversely proportional to frequency, and so consists mainly of low-
frequency components.  It is the dominant noise source below about 1 kHz in bipolar 
transistors.  Although the 1/f noise phenomenon has been observed in almost all kinds of 
devices, from homogeneous metal films and different kinds of resistors to semiconductor 
devices, even the sand in an hour glass, the mechanism of this noise is still little understood.  For 
this reason the 1/f noise parameter is generally given by the MOS device fabricators and is 
found from empirical measurement.  The general equation for the RMS voltage per unit 
frequency due to flicker noise is 
where Kf is the flicker noise coefficient. 
 For the Beetle pre-amplifier discussed in section 5.2, the dominant noise source is 
Johnson.  Although the shot noise in FET devices is usually negligible due to IDS not having to 
cross a potential barrier, it should still be taken into account for the Beetle pre-amplifier as the 
input transistor is very large in physical size, leading to an increased leakage current from 
drain/source to the bulk.  The 1/f noise is mostly below the working frequency of the pre-
amplifier but, since it is possible that some MOS devices can produce flicker noise into the MHz 
region, good design practice should be incorporated, which generally comes down to the FET 
gate dimensions.  This is discussed further in section 5.2. 
3.4 Radiation hardened electronics  
The space industry was the driving force behind the study of radiation damage to 
semiconductors when the first satellites, around 1960, were suffering electronic failure due to the 
flux of ionising particles present in the Van Allen belts.  Over the following years, radiation hard 
electronics became applicable to space missions, nuclear power plants, military applications and 
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market was large enough to sustain the use of a DMILL process that used special development 
steps (section 3.1.1).  In the mid 90s the market became smaller, mainly due to the military share 
going from 90 % to 0.5 % in a 40 year span.  The DMILL process therefore became more 
expensive, fell behind other processes in geometry size and technology, and had a large 
reduction in the number of fabrication plants that were available.  Due to the low yield of the 
process, large variations of device parameters from wafer to wafer and an ever-diminishing 
market, in 1996 CERN formed the RD49 project [RD49www][RD49_stat] to find more suitable 
techniques to make radiation hard electronic circuits. 
Today’s electronic market is driven by digital integrated circuits for fast processing and 
storage which necessitates the continual demand for high levels of integration, high yields, low 
cost, ever faster signal speeds and low power consumption.  CMOS technologies offer these 
requirements and, as Moore [MOO65] predicted in 1965, have tended to follow an exponential 
growth in the number of transistors per integrated circuit; Xilinx predicts that their ‘Field 
Programmable Chips’ will contain 2 billion 70 nm transistors by 2005.  When the transistor 
geometries became less than ~0.3 µm, the term ‘deep sub-micron’ was coined to show that 
these transistors were now so small that special design techniques had to be used to overcome 
the effects of, for instance, the increased channel length modulation effects discussed in section 
3.2.  Fortunately for the high-energy physics community these deep sub-micron transistors had 
the added benefit of having inherently radiation hard gate oxides.  However this was not the 
complete solution and special layout techniques15 had to be invented and a solution found to 
solve the ‘single event upset’ problem, discussed in the subsequent section, that occurs in digital 
logic for small geometries. 
For the RICH on-detector electronics the expected radiation dose (with a factor of 2 
safety built in) is of the order of 3 krad/year.  The radiation dose for the RICH off-detector 
electronics is negligible and standard commercial components can be used.  However most of 
the ASIC designs for LHCb, including the Beetle, have been designed to cope with the radiation 
doses of 10 Mrad/year expected much closer to the interaction point.   The following sub-
sections describe the effects of radiation damage in analogue and digital transistor cells and the 
                                                 
15 Layout techniques are down to the designer, unlike process techniques that are down to the fabricator. 
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techniques used to overcome these problems.  The emphasis is towards the 0.25 µm CMOS 
process used for the Beetle chip. 
Radiation damage in VLSI circuits 
Radiation effects in microelectronics devices can be categorised into cumulative and single 
event effects (SEE).  Cumulative radiation damage is a gradual effect which occurs over the 
lifetime of the device.  Its cause is either ionization or atomic displacement and is most 
significant in analogue designs.  The SEEs are caused by the passage of a single ionizing particle 
through a sensitive area of a device which leads to either non-destructive or destructive effects.  
Non-destructive effects cause a temporary malfunction or change of logic state in digital 
memories.  Destructive effects generally cause a pn-junction to go forward biased, consequently 
drawing large amounts of current.  The discussion on destructive effects will be restricted to 
MOS devices where the pn-junctions are only parasitics i.e. a consequence of fabrication (see 
later). 
The way in which radiation interacts with solid material depends on the kinetic energy, 
mass and charge of the incident particle and the mass, atomic number and density of the target 
material.  The incident particles are either charged or neutral.  Charged particles interact mainly 
through Coulomb attraction or repulsion with the electronic clouds of the target atoms.  The 
charged particles of relevance are protons, heavy ions, pions and electrons.  Heavy ions, pions 
and protons can induce ionization, atomic excitation or displacement of an atom from its site in 
the lattice from collisions with the nucleus.  Electrons are similar in their properties but also 
emit X-rays when decelerating in the target material.   
Neutral particles of interest are neutrons and photons.  Neutrons do not experience the 
Coulomb force but interact in three ways depending on their energy.  Low energy neutrons tend 
to be absorbed by the nucleus in a nuclear reaction, the excited nucleus then emits a proton, 
alpha particle or photon.  Another possibility is that the neutron may not be absorbed but 
instead is deflected in an elastic collision, but gives enough energy to the nucleus to displace it, 
which may lead to ionization.  For the more energetic neutrons, E>100 keV, an inelastic 
collision can take place in which the nucleus is broken, producing heavy ions and gamma rays. 
These heavy ions then cause ionization.  Photons, like neutrons, do not experience the Coulomb 
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force.  The photon interaction processes are the photoelectric and Compton effects, and pair-
production.  The photoelectric effect is where the incident photon ionizes the target atom.  As 
the photo-electron is emitted, an electron in an outer orbit can fall into the vacated spot and a 
low energy photon emitted.  The Compton effect is when the photon scatters off an electron of 
an atom and the electron is freed from the atom.  Finally the pair-production process is when 
the incident photon, in the presence of matter, is converted into an electron-positron pair. 
It has been shown [ANE00] that both neutral and charged particles can cause ionizing 
and non-ionizing (atomic displacement) effects in VLSI circuits.  The effects may be caused 
either directly by the incident particle or from secondary effects induced by the primary 
interaction.  Ionizing and non-ionizing effects occur in different proportions depending on the 
type of incident particle.  Neutrons tend to mainly cause non-ionizing damage, whereas photons 
and electrons generally cause ionizing effects.  
3.4.1 Accumulated radiation effects in MOS transistors 
MOS FETs are termed ‘surface’ devices, as their conduction mechanism is by majority 
carriers in a channel that only penetrates into the silicon bulk to a typical depth of 300 µm.  As 
displacement damage leads to a reduction in minority carrier lifetimes in the silicon substrate, 
which MOS FETs are not dependent on, the MOS FET can be considered insensitive to this 
Gate Oxide
Figure 3-9  Gate and field oxides of a FET device.  Also shown are the parasitic 
transistors between source and drain. 
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effect.  The primary source of device degradation under irradiation is damage to the silicon 
dioxide insulator layers by ionization.  The two oxide layers that are of most concern, the gate 
and field oxides, are shown in Figure 3-9 [ANE00].  Note that the point where gate oxide joins 
the field oxide is called the ‘bird’s beak’.  This area, discussed later, is prone to the introduction 
of parasitic MOS transistors if special FET layout procedures are not followed.  The effect that 
ionizing radiation has on the oxides has some dependency on the oxide thickness, which is 
determined by the technology scaling factor.  In brief, for technology generations below 0.8 µm 
(which refers to the minimum gate lengths in the case of MOS), a constant-field scale is used 
where all geometrical dimensions and process parameters are scaled to increase transistor 
density, increase circuit speeds and decrease power consumption, while keeping the electric 
fields in a device unchanged.  As the transconductance is dependent on the gate dimensions and 
Cox, these reduced dimensions reduce the transconductance.  To compensate this, the gate oxide 
thickness (tox) is reduced so as to increase Cox .  This reduction in gate oxide thickness turns out 
to be advantageous in increasing the tolerance to ionizing radiation.  However, as will be shown 
in section 3.4.2, the scaling of the dimensions of the device is detrimental to the tolerance 
against single event upsets. 
Ionizing dose effects in MOS FET oxides 
When ionizing particles pass through a MOS FET, electron-hole pairs are generated along 
the track.  For the gate (which can be polysilicon or metal) and the substrate, this is of little 
consequence as these materials offer little electrical resistance and the electron-hole pairs are 
quickly swept away from the region in which they were generated by local electrical fields.  For 
the electron-hole pairs that are generated in the gate and field oxides, which are insulators, this is 
not the case.  Figure 3-10 schematically illustrates the effects induced by ionization in a MOS 
device when the gate is positively biased.  An ionizing particle penetrates the oxide and electron-
hole pairs are generated.  For pair creation in SiO2 an energy of 17± 1 eV is required [LUT99].  
A fraction of the electron-hole pairs generated will recombine immediately.  The electron-hole 
pairs that do not recombine are separated by the electric field between the gate and bulk ((1) in 
Figure 3-10). For the case of a positive bias applied to the gate, the electrons drift towards the 
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gate electrode.  In SiO2 electrons have a 104-1011 times higher mobility16 than holes (depending 
on electric field and temperature) and escape out of the oxide into the gate material within the 
order of ps.    
The remaining holes that do not initially recombine follow the electrical field in the SiO2-
layer towards the SiO2-Si interface through a relatively slow transport mechanism (2).  The 
transport phenomenon can last from several seconds at room temperature to several tens of 
thousand seconds at lower temperatures.  One suitable model for this transport mechanism is 
continuous-time random walk (CTRW) which uses the concept of ‘small polaron hopping’.  
Small polaron hopping is based on a strong interaction between the hole and the lattice.  The 
transition between two nearby sites is activated by thermal fluctuations in the system.  These 
momentarily bring the energy levels of the two sites into coincidence and the hole tunnels to the 
next site.     
When the holes reach the SiO2-Si interface a fraction will be captured in long-term traps 
(3).  These trapped holes, along with the induced interface traps (4) cause a remnant negative 
voltage shift in the threshold voltage Vt, which is the most commonly observed form of 
radiation damage in MOS devices.  The various processes contributing to the buildup of a 
negative shift in Vt are shown schematically in Figure 3-11 a) for a MOS structure with oxide 
                                                 
16 The electron mobility in SiO2 is ~20 cm2V-1s-1 at room temperature and saturates at a velocity of around 107 cm/s. 
Figure 3-10 Energy band diagram of a MOS structure with a positive gate voltage applied [BAU03].
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thickness tox (= dox) and a positive gate voltage.  A description of hole trapping and interface 
traps follows. 
The number of holes trapped in the deep hole trapping centres (which are actually a few 
nano-metres away from the interface) is proportional to the number of defects in the silicon 
dioxide and therefore depends greatly on the control of the gate oxide quality.  Holes can remain 
trapped from milliseconds to years and can be released by two processes.  Firstly an electron can 
tunnel from the Si surface into the oxide and recombine, giving rise to a tunnel-effect based 
annealing.  Secondly an electron in the oxide valence band which, having sufficient thermal 
energy, can jump into the oxide and recombine, this being thermal annealing.  It is important to 
note that the tunnel-annealing probability decreases exponentially with the distance from the 
SiO2-Si (or SiO2-gate) interface.   
Interface traps are dangling bonds due to a deficiency in an oxygen atom at the crystalline 
silicon and amorphous oxide boundary.  These traps have energy levels within the silicon 
bandgap.  The number of radiation-induced interface traps depends on several factors: electric 
field, temperature, radiation energy dose rate and, more importantly, oxide thickness.  From 
experiment [ANE00], traps in the upper part of the silicon bandgap are acceptors and those in 
Figure 3-11  a) Hole trapping in the MOS oxide with positive gate bias applied [McL89]. b) Shift in the flat 
band voltageVFB after an accumulated dose of 1 Mrad as a function of gate oxide thickness, dox (=tox) for 
various MOS structures [SAK84].   
a) b)
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the lower part are donors.  Therefore radiation-induced traps increase the absolute value of Vt 
for both n and p type MOS FETs. 
From advances in process technolgy in cleaner and lower growth temperature oxides, the 
FET geomety is continously reducing, in particular a lower gate oxide thickness lowers the 
density of hole traps.  The improved radiation hardness, due to the reduced number of traps in 
the gate oxide is demonstrated in Figure 3-11 b).  This shows the flatband voltage (VFB) after 1 
Mrad irradiation as a function of tox.  VFB is the voltage  that has to be applied to the gate 
eletrode to create a flat energy band within the silicon.  When the voltage between source and 
base Vsb equals zero then VFB is equal to Vt.  Below an oxide thickness of ~12 nm the removal 
of trapped charge is dominated by tunnelling effects and the number of radiation-induced traps 
is reduced.  This greatly increases the tolerance to radiation damage.  For the process technology 
used for designs within this thesis, tox is equal to 6.2 nm and therefore can be considered to be 
radiation hard against trapped charge in the gate oxide. 
FET layout design for thin gate oxide devices  
Although the reduction in the gate oxide greatly increases the tolerance to radiation 
effects, there still exists the problem of the thick field oxide, shown in Figure 3-9, which is 
typically an order of magnitude larger than tox.  Field oxide is used to define the channel width, 
to isolate devices from one another, and to allow interconnection layers to be routed on top of 
one another.  For NMOS devices, as the oxide is over a p-type substrate, charge trapping in the 
bird’s beak region (c.f. Figure 3-9) causes parasitic transistors, which are in parallel to the active 
device, to turn ‘on’.  The result is a leakage path directly from drain to source i.e. bypassing the 
gate.  This problem is circumvented by the use of special layout techniques.   
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Figure 3-12 shows two ways in which a MOS FET transistor would be in layout; the most 
commonly used linear method, a), and the enclosed gate (ELT) radiation hard layout method, 
b).  Although the ELT consumes a considerable amount more area than the linear method it has 
only one path between drain and source, and that is under the gate region. This therefore 
removes any possibility of parasitic transistors being created between the drain and source 
regions and any leakage current around the gate is eliminated.  As the linear device is completely 
symmetrical, the drain and source are interchangeable.  However, the ELT is not a symmetric 
device as the two diffusion regions differ in area, and consequently capacitance and 
conductance.  From measurement [ANE00] is has been found that, for a minimum allowed gate 
length L of 0.25 µm in this case, the output conductance is 20 % more when the drain is on the 
inside  of the gate.  For an L of 5 µm this increases to 75 %.   Whether the drain is chosen on 
the inside or the outside of the gate depends on the application.  For example, the current bias 
circuit described in section 4.2 requires a high output resistance from many of the NMOS 
devices used, so takes advantage of the low conductance by using the region outside of the gate 
as the drain.  
 
 




























A method to extract the effective W/L aspect ratio17 of an ELT device has been devised 
by [FAC98][GIR98][RD49_stat].  The three contributions are labelled in Figure 3-12.  The 
effective (W/L) ratio of an ELT device is described as 
 
The first term (1) in Equ 3-22 takes into account the linear region between corners.  Term 
(2) describes the triangular corner segment and term (3) represents the rectangular region of the 
corner.  This formula gives a precision of 94 % for short transistors and even better for long 
devices.  A minimum aspect ratio (~2.3) is reached for L≥ 7 µm so transistors with large L and 
small W are not possible.  
3.4.2 Single event effects (SEE) in MOS transistors 
In contrast to the accumulative total ionizing effects, single-event radiation effects are 
usually triggered by a single particle that crosses the sensitive region of a device, causing 
localized damage.  As the technology size becomes smaller, most obviously below 0.8 µm, the 
sensitivity to an SEE significantly increases.  For the deep-submicron technology used for the 
Beetle only two SEE effects are of importance, namely ‘single event upset’ and ‘single event 
latch-up’.   
                                                 
17 The effective L or W is where a reduction in the geometry due to, for example, oxide encroachment has been accounted for. 
m. 0.5Lfor 4 K m, 0.5Lfor  3.5K 0.05;:parametersfitting  are K 
 andlayout  ELT the  inshown lengthsal  geometricthe are d'd,
etching, andgraphy photolitho
 sion,underdiffu to due length   gate in reductionthe the minus length drawn the  isL








































Single event upset (SEU) 
Unlike the semiconductor bulk where electrons and holes generated by an ionizing 
particle immediately recombine, the electron-hole pairs generated in reverse bias pn-junctions, 
such as the drain/bulk, are separated by an electrical field.  This can give rise to a current spike 
on the passage of an ionizing particle that can modify a logic cell such as a flip-flop.  These 
effects can become static in a memory cell.  For example a static RAM cell, which is made of 
two inverters in which the output of each is fed back to the input of the other, will have 
sensitive transistor drains, which if affected will cause the memory cell to capture the upset.  The 
charge collection of this current spike has two components: a fast (~ps) collection from the drift 
process in the depleted region and a slow (~ns) collection from the diffusion in the bulk.  The 
fast drift effects are magnified by an effect called ‘funnelling’.   An ionizing particle penetrating 
the junction and depleted region generates electron-hole pairs along its trajectory.  The created 
charge distorts the local electrical field along its track and causes a nesting of funnel-shaped 
equipotential surfaces that can extend deep into the substrate bulk.  This produces a large 
potential gradient resulting in an enhanced charge collection at the sensitive device node, 
demonstrated in Figure 3-13. 
Figure 3-13 Enhanced charge collection by funnelling. 
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For each device there is a minimum charge quantity that is able to generate a SEU.  The 
charge generated by the incident particle is directly proportional to its linear energy transfer 
(LET) defined as 
 
where ρ  is the mass per unit volume of the silicon expressed in kg/m3 and dE/dx is the mean 
energy transferred to the material per unit path length in eVcm-1.  Hence LET depends on the 
nature and on the energy of the incident particle and the target material.  The critical LET is 
given by 
where Ecrit is the minimum energy required to generate a SEU, is ρ  is the mass per unit length 
path of silicon and d is the sensitive depth (for example the depth of silicon under the drain 
region).  It should be noted that the employment of LET as a single parameter can suffer 
limitations.  For example LET yields the energy lost by the incident ionising particle which is not 
necessarily the same as the energy deposited in the SEU sensitive volume, which is generally 
referred to the stopping power.  However, for very large ‘d’ dimensions the LET is equivalent to 
stopping power. 
Potential candidates to cause a SEU are heavy-ions, protons, pions, or neutrons by 
secondary effects from inelastic interaction.  Hardening integrated circuits to SEU can be 
achieved by technology and design methods.  However, technology methods such as using SOI 
or the use of larger devices, generally degrade circuit performance i.e. by slowing the switching 
time and increasing the power consumption.  The design methods make use of two forms of 
self-correcting digital control logic cells, described below.   
Figure 3-14 a) shows a ‘triple redundant cell’ that would be used in, for example, a state 










crit .ρ= Equ 3-24
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outputs are decoded with four NAND gates so as to give an output at Q that corresponds to 
the majority of the logic levels at A, B and C.  This is often referred to as a majority-voting 
scheme.  In the case of a SEU causing one flip-flop to change state, the remaining two will still 
hold the correct logic level and will be in the majority, therefore the logic level at Q will be 
unaffected by the SEU.  The triple redundant cell has a flag F to show that a SEU has occurred.   
Figure 3-14 b) shows a cell that could be used as part of a configuration register i.e. a register 
that is loaded from the JTAG interface.  Internally it uses a triple redundant cell.  In this case an 
analogue switch is used to select between feedback or configuration data.  When in normal 
running mode (feedback) a SEU causes the flag to set, which is used to clock the majority vote 
back into the register therefore making the correction.  This is normally achievable in less than 
1ns, depending on technology.  
Single event latch-up (SEL) 
Latch-up occurs in standard CMOS technology due to the turning on of parasitic 
thyristors, shown in Figure 3-15.  Latch-up can occur due to high temperatures, large transients 
on the power supply or be induced by a heavily ionizing particle.  Once the parasitic thyristor is 
on, a short circuit develops between the power lines causing a large current on the 
interconnects.  The device is destroyed unless this is not promptly interrupted.  The mechanism 
of a latch-up for the schematic of Figure 3-15 is as follows.  An increase in the base current of 
Q2 gives rise to an increase in Q2 collector current.  As the collector of Q2 is connected to the 
Figure 3-14 a) Triple redundant flip-flop, b) self correcting cell [BAU03]. 
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base of Q1, the collector current of Q1 is also increased, which is positively fed back to the base 
of Q2 and latch-up occurs.  Latch-up is only possible if the following conditions are met: 
• The power supply must be able to supply enough current to keep the device 
latched; 
• The two parasitic bipolar devices which make the thyristor must be forward 
biased; 
• The loop gain has to be greater than one. 
 To prevent latch-up, the loop gain is made to be less than one by making the resistors Rn 
and Rp small in value, thereby reducing the voltage drop to forward bias the base-emitter 
junctions.  These resistors are not discrete components but represent the resistance of the 
leakage path through the silicon.  A reduction of the leakage path resistance, and therefore the 
potential voltage at the circuit nodes, can be achieved by flooding the circuit node areas with 
substrate or well contacts (discussed in the next chapter) and by the use of guard rings, shown in 
Figure 3-16.  Guard rings surround the device and offer low impedance routes to the power 
rails.  The other advantages guard rings have are a) the removal of leakage paths between 
Figure 3-15  a) Cross section of a CMOS with parasitic thyristors Q1 and Q2,  b) 
schematic representation.  [BAU03]. 
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NMOS diffusion regions, such as the drain to the neighboring n-well of the PMOS, for example 
caused by radiation damage in the field oxide, and b) the prevention of any substrate noise 
injection from adjacent devices. 
The following chapters make use of all these techniques for the Beetle chip design. 
 
Figure 3-16  Layout principle of guard rings(grey) for NMOS and PMOS FETs [BAU03]. 
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Chapter 4 
Beetle Bias Generator 
The 0.25 µm process Beetle ASIC, introduced in section 3.1.3, needs voltage and current 
biasing18 to set numerous DC operating points within the chip.  The chosen bias values have an 
affect on the chip performance, in particular, the noise and shaping times of the front-end 
amplifiers.  This is explained in detail in Chapter 5.  To facilitate performance optimisation, the 
biasing needs to be adjustable.  To provide the biasing externally is cumbersome, and 
particularly demanding in LHCb, where thousands of closely packed chips will be used.  
Therefore the bias levels are generated on-chip and are adjustable by internal voltage (V-DAC) 
and current (I-DAC) DACs that are controlled by the user through the I2C interface.  The 
                                                 
18 FET transistors need a fixed DC voltage applied to their gate so as to put them in, for example, the saturation mode of 
operation.  This is termed biasing.  In the case of an amplifier the small-signal response in then superimposed on the DC value.  
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author designed the components needed for a complete bias system and submitted the 
prototype designs as a test structure, in an MPW19 run.   
Figure 4-1 shows the layout and floor plan of the so-called BeetleBG1.0 prototype bias 
generator.    The chip was designed in such a way that it could be placed next to the BeetleFE1.0 
test structure, which is a set of prototype Beetle front-end amplifiers, and bonded across to give 
the amplifiers the necessary biasing while under test. The BeetleBG1.0 consists of two 10-bit 
voltage V-DACs, nine 10-bit current I-DACs, one voltage reference source, and three types of 
current-source.  For circuit testing purposes a 16:1 multiplexer was also necessary because of the 
restricted number of chip I/O pads available.  In this way 16 internal test points can be routed 
out to a single I/O at the cost of only four multiplexer addressing I/O pins.  The test structure 
in the centre of the chip shown in Figure 4-1 was added on behalf of another project and is not 
related to this thesis.   
The following subsections highlight layout techniques for improved matching of the bias 
values across the chip.  Also discussed is how the components of the BeetleBG1.0 are combined 
together to make two circuit modules, the ‘Voltage-bias module’ and the ‘current bias module’, 
for generating and distributing, respectively, voltage and current to the Beetle circuit bias nodes.  
For these modules, the designed circuitry and chip layout down to the component level is given.  
For both the voltage- and current-biasing modules the measured values from the prototype 
designs on the test structure are compared to simulated results. The reader is referred to section 
3.2, MOS FET characteristics, for general FET and current mirror principles. 
4.1 Layout techniques 
 Ensuring that the bias points remain rigid20 and are identical in operation for all 128 
readout channels across the entire Beetle chip is of paramount importance to the signal integrity.  
Primary causes that affect the stability of the biasing network are the temperature and the 
manufacturing process variations.  Variations in process parameters caused by, for example, 
                                                 
19 MPW, Multi-Project Wafer.  A wafer is shared between several independent projects to reduce cost. 
20 The set values remain constant under any various load conditions. 
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variation of gate-oxide thickness across the chip, oxide encroachment21 and lateral diffusion22 
can drastically affect the performance of a component.  One parameter that particularly suffers 
from these process variations and has a large effect on FET operation is the threshold voltage Vt 
(defined in section 3.2).  The dominant effects of temperature are a shift in Vt and 
transconductance parameters, and changing resistor values.  Both the process variation and 
temperature effects can be limited by following layout rules that are summarised in the following 
bullet points and given by example in the layout of the current mirror shown in Figure 4-2.  In 
the following context a device is defined as a single component such as a FET, whereas a 
component is a group of devices that form a circuit. 
• Gate dimensions should be several times larger than the minimum allowed by the 
process.  This reduces the effects of channel length modulation and process 
variations.  It also improves device matching and eases the analytical modelling of 
the device.  The gate dimensions are not explicitly shown in Figure 4-2. 
• As many interconnect contacts should be used on the drain, source and gate 
regions as possible.  Interconnects are vias with a fixed physical size that join the 
different metal (or poly) layers together.  Increasing the number of vias used 
results in lower resistance, more current capability and a more distributed current 
load. 
                                                 
21 Oxide encroachment is where the oxide overlaps into areas it should not. 
22 Lateral diffusion is where the p and n boundaries merge during and after fabrication, which consequently modifies the L or W 
of a FET device. 
Figure 4-2 Applying the layout rules to a current-mirror component:  a) Layout using W-divided FETs, 
where both M1 and M2 have been divided by 4, and using the centroid scheme with contact flooding and 















































• Symmetrical or common-centroid layout schemes should be used.  Where 
possible the device should be split into a number of parallel parts and laid out in a 
symmetric way so as to distribute process variations evenly across an entire single 
device.  By using symmetrical or common-centroid schemes the value of, for 
example Vt , will be the mean Vt value of the device’s smaller parts.  The mean Vt 
value will hence represent the complete device characteristic and will be easily 
duplicated.  For components where more than one device (resistor FET or 
capacitor) is used, for example the current mirror shown in Figure 4-2, a further 
improvement can be made by interleaving the component parts, making the 
device symmetrical around a central point; hence the name common-centroid.  
This considerably improves the matching between the two devices.  
• Single FET devices should be split into n parallel devices, each with an nth of the 
original W.  This reduces parasitics (for instance stray capacitance) associated 
between drain/source and substrate.  An example of this scheme is shown in 
Figure 4-2 with M1 and M2 being sub-divided by four, and sharing drain and 
source connections. 
• Dummy devices should surround each component.  A dummy is a replica device 
that has no electrical purpose but does protect edge devices from over etching.  
The dummy device should be the same in layout as the device it is protecting. 
• Guard rings should be used to isolate sensitive devices.  Any precision circuit is 
susceptible to charge injection via the substrate from adjacent circuitry.  The 
simplest method of reducing noise between adjacent circuits is to surround the 
device or component with a p+ implant (for a p-substrate) that is tied to VSS.  The 
implant removes the injected carriers and holds the substrate to a fixed reference.  
This has added benefits when designing circuitry for a radiation environment, see 
section 3.4.  The guard rings are not shown in Figure 4-2.    
 
4.2 Current bias module 
 The Beetle chip has several circuit nodes that need to be current biased.  These current-
bias nodes are mostly the DC current within an amplifier; this determines the gain, rise-time and 
even noise characteristics of the amplifier cell.  The simplest way of setting a DC current bias is 
to generate a single reference DC current that can be mirrored, for example, within the input 
amplifier cells of each channel.  The accuracy, adjustability, resolution and dynamic range of the 
reference current required is specified by the designer of the Beetle sub-circuit that the 
references serve.   
In total the Beetle chip requires 11 externally adjustable current references for operation; 
the reader is referred to the Beetle block diagram (Figure 3-1 [BEE04]) for the bias nodes.  Most 
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of the current references serve sensitive nodes and therefore need to be insensitive to noise and 
the voltage demands made of them.  Furthermore they should not drift or contribute any 
significant noise themselves.   
As discussed earlier, an effective way of distributing current biasing to many locations 
over a chip area is to make use of current mirrors.  This has the advantage of the ease in which 
the magnitude of current can be changed at the design stage for each bias node i.e. by simply 
modifying the current mirror ratio.  Furthermore, variation of parameters caused by temperature 
and radiation can be made to have little effect.  For example, if the two FETs of the current 
mirror are physically close together then the same change to Vt due to temperature can be 
expected in both FET devices and will therefore cancel out.  To satisfy the design requirements 
of adjustability, accuracy, resolution and dynamic range, 10-bit23 I-DACs are used; the current 
magnitude at the I-DAC output being set by the user through the I2C interface. 
                                                 
23 A 10-bit 2 µA resolution was more sensitive than required but allowed some insight into manufacturing process variations. 





























Figure 4-3 shows the general current reference and distribution scheme of a single current 
bias module.  The principle is as follows: 
• A 10-bit digital value is input via I2C; each bit controls the operation of 10 parallel 
switches.  
• Each switch turns “on” a circuit consisting of a group of FETs; each of these 
FET circuits outputs a current proportional to value given by the input control bit 
(i.e. a binary-weighted value), when that bit is set. 
• The currents from all 10 groups of FETs are recombined to form the required 
output current reference, which is proportional to the input digital value. 
Each group of FETs contains 2i identical FET devices, where i runs from 0 to 9. All the 
FETs are connected in parallel and have common-connected drains, giving an output current 
which is proportional to the number of FETs within that group.  Hence the 10-bit I-DAC 
consists of 1023 FET transistors in total, each having the exact same geometry.  The basic FET 
building-block used in the I-DAC is termed here as the ‘LSB-FET’, since a single LSB-FET unit 
is used for the LSB setting.  Hence when only the LSB of the I-DAC is selected (bit 0), then the 
number of LSB-FETs in the smallest group is one, and this defines the minimum possible value 
of bias current.  If the MSB of the I-DAC is selected, then the largest group, consisting of 29 = 
512 LSB-FETs, is turned ‘on’.  The magnitude of current from a LSB-FET is determined by its 
geometry and V-ref.  To generate the V-ref setting, a current-source and a system of current 
mirrors is used. In principle a large current is generated and scaled down using a series of 
current mirrors to the smallest current value required for biasing.  The scaling thus reduces noise 
and improves accuracy. 
Referring to Figure 4-3, an integrated current-source (Box 1) provides the reference 
current for an I-mirror (Box 2) so that a single, stable V-ref (VGS) can be switched to any 
number of the 10 groups of LSB-FETs (Box 3).  When Switch #0 is closed, this corresponds to 
an LSB I-DAC setting, while switch #9 gives a MSB setting.  When a switch is closed, m2 forms 
a current mirror with the LSB-FETs in the switched group.  When the switch is open, the group 
of LSB-FETs are at VDD, i.e. switched off.  The load for each I-DAC is one half of a current 
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mirror (m4 Box 4).  The other half of the current mirror is a FET (mi) that provides the bias 
reference for any given node of the Beetle chip.   For example, the current bias Ipre in Figure 3-2 
is distributed to each of the 128 amplifier channels, plus the test channel, with one mirror FET 
at each channel-node.  The following sub-sections describe the components in more detail and 
are ordered with respect to the design flow. 
4.2.1 I-DAC 
The specification for the I-DAC is a 10-bit resolution with an LSB of ~2 µA.  As eleven 
I-DACs are required, physical size is also important.   A binary-weighted I-DAC was opted for, 
as this offers a simple DC scheme.  A further advantage is that this can be implemented simply 
with CMOS FET transistors.  Good device matching can be achieved if duplicates of the 
transistor used for the LSB are used to make the remaining binary-weighted outputs. In total the 
binary-weighted I-DAC will be composed of 2(10)-1=1023 LSB-FETs in a current-source 
configuration.  Below, the design of a single LSB-FET device is described.   
The LSB-FET 
A good current-source (in this case the LSB-FET) should have a high output resistance 




ig = , a small gm 
infers that the FET will be de-sensitised from the DC voltage between gate and source, VGS , 
thereby improving the common ID setting of duplicate devices.  Furthermore, this reduces the 
effects of noise on the gate terminal.  To obtain a low gm, two parameters are at the designer’s 
disposal, namely the L
W  gate dimensions and VGS, which determines the LSB-FET DC 
operating point.  The L gate dimension has a direct effect on the incremental resistance of a 
FET device.  The equation (Equ 3-8) for incremental resistance, defined in the saturation region, 
is ro 
DIλ1= , where the channel-modulation parameter λ  is the inverse of the Early voltage and 
ID is the drain current of the FET device.  Using an L gate dimension that is larger than the 
                                                 
24 Good compliance in this case means only a small change in output current ( )OUTI∆  results under varying voltage load 
conditions. 
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minimum allowed will reduce the value of λ  to some degree; this value is usually found 
empirically.  Reducing λ  increases ro , where ro in this case is the current-source output 
resistance.  The increase in ro , giving an improved current-source, is at a cost of real estate and 
needs to be optimised.   
In fabrication, the W gate dimension does not suffer from the drain/source dopant atom 
diffusion under the gate region or λ  like the L dimension, and can therefore be made closer to 
the minimum design rules without the consequences of the short-channel effects.  In the case of 
the LSB-FET, W was arbitrarily chosen to have a reasonable value of 0.6 µm.  With the W 
dimension chosen, the L dimension could now be optimised to give an ID of 2 µA, with an 
appropriate VGS operating point that allowed a broad range of load voltages on the LSB-FET 
drain terminal, an acceptable ro and a small gm.   
Equation Equ 3-5 can be written as 
where it can be clearly seen that gm is proportional to L
W , and therefore can be optimised in 
relation to the real estate consumed.  Figure 4-4 a) is a plot of the L
W  proportionality factor, 
from Equ 4-1, as a function of L with a fixed W value of 0.6 µm.  Also shown is the total gate 
area, simply devices) FET ofnumber   (the ×× LW , required for all the LSB-FETs within the 
Figure 4-4 Optimisation for W/L of the LSB-FET.  a) Shows the gm factor from Equ4-1 and area consumed 
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Beetle chip for eleven I-DACs, as a function of the gate length L.  The remaining FET area 
required for drain- and source-terminal regions is not accounted for here;  this would be a fixed 
area and therefore an offset.  From the graph of Figure 4-4 a), the area consumed gives a linear 
gradient of 6800 µm2/µm.  From this the gate length of the LSB-FET was chosen to be 3 µm.  
Although an L of 1.5 µm would have saved ~ 50 % in area without much penalty in increased 
gm, the longer L was beneficial in considerably reducing the short-channel effects and improved 
matching of the devices. 
To ascertain whether the L






6.0  can give the required 2 µA with a 
reasonable value of VGS is determined by the simplified equation of Equ 3-2 for ID , given as 
The value of 'K  is dependent on PMOS or NMOS technology.  In order to make an NMOS 
FET radiation hard, the use of enclosed gate layout (described in section 3.4) is required.  This 
has the disadvantage that it prevents the use of a small aspect ratio.  Another advantage of 
PMOS over NMOS in this instance is that the hole mobility is ~2.25 less than the electron 
mobility, making gm less for a PMOS with the same geometrical size as the NMOS.  Figure 4-4 
b) shows the simulated transfer curve using Equ 4-2 for a PMOS LSB-FET with an aspect 
ration of 0.6 µm/3 µm.  Taking an operating point for ID of 2 µA gives a VGS of 1.236 V.  This 
results in a gm of 7 µA/V, an ro  of 47 ΩM 25 for a DS_SATV→V0  load voltage, and a total gate 
area for eleven I-DACs of 25,300 µm2.  The value of VDS_SAT, and therefore the maximum 
allowable load voltage on the LSB_FET drain terminal, is found to be ~1.98 V.   
 Consideration needs to be given to ro and the sensitivity of the I-DAC to V-ref when all 
1023 LSB-FET devices are combined to form the maximum I-DAC current.  When all 10-bits 
of the I-DAC are selected the effective value of ro will be ~ Ω≈Ω k 1023M 4647 .  Therefore, in 
order to keep the generally-accepted required accuracy for a DAC of ± 0.5 LSB 
                                                 
25 The value of λ  in simulations uses empirical measurements from the fabricators. 






(corresponding to an output current of 1 µA) across the full dynamic range of the I-DAC, the 
load resistance needs to be small so as not to cause more than 1 µA x 46 Ωk =46 mV deviation 
in load voltage for any I-DAC current setting.  As the load of the I-DAC will be a drain-gate 
connected FET (see Figure 4-3, FET m4), a low ohmic load value can easily be achieved for 
the entire ID range of 0.002-2.046 mA by an appropriate W/L selection of m4. 
The I-DAC layout 
 Figure 4-5 shows a) the layout of the I-DAC, b) the floor plan and grouping scheme and 
c) the binary-weighted PMOS FET output stage, where n1, n2..n512 represents the number of 
LSB-FETs used per binary-weighted stage.  The layout of the I-DAC is critical, as the 
monotonicity and accuracy is dependent on how well all 1023 transistors can be matched.  
Monotonicity is defined as the condition such that there is an increasing value of output for 
Figure 4-5 The 10-bit binary-weighted current DAC that was implemented in the BeetleBG1.0.  a)  
The layout, b) the floor plan and c)  the schematic of the binary-weighted PMOS FET output stage, 
where n1, n2..n512 represents the number of LSB-FETs used per binary-weighted stage. 
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every increasing digital input code.  A non-monotonic DAC can result if the differential non-
linearity error, described in the subsequent paragraph, exceeds ± 1 LSB.  This leads to the 
requirement that the matching of the MSB-group of FETs to the LSB-FET must be better than 
1102
1 − or 0.195 %.  To facilitate this, all of the LSB-FETs in  Figure 4-5 would, preferably, all be 
interwoven around a common-centroid scheme described in section 4.1.  However this proved 
difficult when routing the gate tracks.  Instead the FETs are grouped together with their 
associated bit number, and layed out as close as practically possible to a common-centroid.  
Measurement results 
Four BeetleBG1.0 chips, each with 9 I-DACs, were mounted on tests boards.  The input 
address was loaded directly to the I-DAC address bus as this was accessible via the chip I/O 
pins in the case of the test structure.  A Hewlette Packard 34970A multipurpose data acquisition 
unit was used to generate the required I-DAC address and binary input, and to measure and 
store the I-DAC output.  The unit was fully controlled by a Labview program running on a PC.  
Figure 4-6 a) shows the measured results of IOUT  as a function of the set binary input value, 
sampled over the 4 chips.  
For each binary input value the I-DAC measured results were histogrammed and the 
following results obtained.  The mean dynamic range of all the I-DAC measurements shown in 
Figure 4-6 a) is 0.1 µA to 2.101 mA, with an LSB of 2 µA.  This gives a mean gain error of 
Figure 4-6 Measured results for the BeetleBG1.0 current DAC.  a) Linearity plots of 36 DACs  b) differential and 







































LSB , where LSB and DACmax are the measured currents. This poor 
gain error is attributed to the demands of accurately setting the power supply for VDD to 2.5 V, 
as VGS of the LSB-FET is the voltage between VDD and V-ref.  The variation between the I-
DACs is ± 1 % RMS and there are no obvious trends between the I-DACs on different chips. 
Two parameters that allow a detailed view of any non-linearity that may be present in the 
IOUT transfer function of Figure 4-6 a) are ‘differential non-linearity’ (DNL) and ‘integral non-
linearity’ (INL).  DNL is the measured difference OUTI∆  between settings n and n-1, where n is 
the value set by the input bit pattern.  This clearly demonstrates how well each IOUT increment 
matched the last, and indicates whether or not the DAC is monotonic.  INL shows the overall 
distortion from linearity by taking the difference between the ideal IOUT linear curve and the 
measured IOUT.  The DAC is usually deemed acceptable if both the DNL and INL are within 
LSB5.0± .   Figure 4-6 b) shows the DNL (with the LSB current subtracted) and the INL of a 
typical I-DAC.  The measurements after the 511th binary setting suffer from rounding errors of 
the measurement equipment as a different resolution had to be selected.  The DNL can be seen 
to be within ± 0.5 LSB, the I-DAC is therefore monotonic.  The DNL can be seen to have 
some correlation with the code being set i.e. the current spikes seen at the binary input setting of 
256 and 512, which indicates that there are some systematic effects, most probably due to the 
non-centroid scheme.  The INL accentuates the mismatching of devices and is ± 1 LSB in the 
worst case.  The dependence on the bit setting is clearly seen and indicates that the largest non-
linearity effects are associated with the largest number of collective FETs i.e. the 128, 256 and 
512 groups.  Whilst the INL is outside the LSB5.0±  tolerance, a LSB1±  error is acceptable 
for the Beetle since the 10-bit sensitivity is more than necessary. 
To measure IOUT and ro of the I-DAC a variable resistor was connected as the load of the I-
DAC. While varying the resistance, the voltage across the resistor, VLOAD and the output current 
of the I-DAC, IOUT were measured with multi-meters.  A plot of IOUT as a function of VLOAD for 
an LSB setting (2 µA output current) is shown in Figure 4-7.  The ~100 nA leakage current is 
attributed to the summation of a small leakage from each of the 1023 LSB-FET devices.  The 
measured LSB=2.1 µA and the measured ro is 38 ΩM  up to a load voltage of 0.5 V of the 2.5 V 
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VDD rail, which compares well with simulation.  If the offset is taken into account then the 
simulated value of 2 µA agrees well with that measured.  
For a LSB setting on a typical I-DAC, the sensitivity to the VDD supply voltage was measured 
to be an approximately linear, 1.4 µA/V, over the supply range of 1.1-3.0 V. The temperature 
sensitivity over a range of 25-80 oC was measured to be 1.8 nA/oC by using a hot-air gun to 
increase the chip temperature and a thermistor to measure it.  For both the temperature and 
supply voltage sensitivity, the voltage and temperature gradients are multiplied by the decimal 
equivalent of the I-DAC input binary-bit number set.  Therefore these parameters need to be 
kept stable to within ~ 0.5 mV and ~ 0.5 oC if the I-DAC is to maintain an accuracy of 2 µA ± 1 
µA over its entire working range.  The Beetle chip is less stringent in requirements than this due 
to the reduced resolution requirements.    
4.2.2 Current-source and V-ref 
 The design procedure of both the current-source and V-ref is now discussed.  As V-ref is 
fundamental in setting the correct I-DAC operating conditions the design procedure starts with 
V-ref. 
V-ref  accuracy 
 To determine the accuracy and stability requirement of the V-ref node shown in Figure 
4-3 so as to maintain the ± 0.5 LSB I-DAC requirement and a generally acceptable requirement 
Figure 4-7  ID vs VLOAD for the LSB of the current DAC. The measured 
values are: LSB=2.1µA, ro=38 ΩM  and leakage~100nA. 
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that the LSB should be within 1 % of the design value of 2 µA, the I-DAC is considered when 
all of its binary input bits set to ‘1’.  This consequently gives the maximum I-DAC output 
current, and therefore the maximum sensitivity to the setting or deviations in V-ref.  To facilitate 
the V-ref evaluation while the I-DAC has its maximum output current set, the total number of 




(c.f. the aspect ratio discussed in section 4.2.1) and will be referred to as LSB-FET-m5.   
 For evaluating the effects of a small change in VGS of LSB-FET-m5 caused by noise, the 
combination of the LSB-FET-m5 and drain-gate-connected m4 FET of Figure 4-3 should be 
considered as a parasitic common-source amplifier.  The reader can refer to section 3.2 for the 
standard common-source amplifier configuration.  In this configuration V-ref, with a 
superimposed small-signal v-ref , would be the input to the common-source amplifier.  The 
voltage at the drain of LSB-FET-m5, which is determined by the ro resistance of the m4 FET 
multiplied by iout , would be the output voltage.  This is also vgs of the mi FET.  The common-
source configuration has a gain of gm5/gm4, where gm5 and gm4 are the transconductances of the 
LSB-FET-m5 and m4 FET respectively.   Therefore the sensitivity of the load (Box4) to v-ref  
depends on the gain of the common-source amplifier stage as this directly modifies vgs of the mi 
FET.  Assuming that the common-source amplifier just discussed will be designed to give a 
maximum gain of one i.e. an m4 FET with a large gm, then by extrapolating back from Equ 3-5 it 
is found that V-ref should not vary by more than ± 140 µV if ID is to stay within ± 0.5 LSB over 
the entire I-DAC range.  This does not take into account any AC decoupling that might be 
added to reduce noise effects at any node within the Beetle chip.  From Equ 3-3 and the general 
requirement that the LSB ID should be within 1 % of the design value of 2 µA, V-ref should be 
1.236 V± 10 mV.  For the V-ref accuracy of ± 10 mV and the required low noise content of v-
ref of a maximum ± 140 µV, implies that V-ref must generate little noise, be accurate and stable.   
 It is worth mentioning that V-ref could have been generated with a resistor divider 
network.  To make the divider a low power circuit requires large resistors and therefore the 
circuit would contribute Johnson noise to V-ref.  Other disadvantages are the difficulty in 
gaining resistor accuracy and the chip area consumed by large resistors.  The implemented 
design achieves the required accuracy, low noise and low power by scaling down a 
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proportionally large current, compared to the LSB current, using a system of current mirrors.  
The current mirror scaling method introduces little noise compared to using discrete 
components and is very accurate in its scaling if the devices are matched well in layout, thus 
allowing a precision design. 
V-ref  circuit description 
 Again referring to Figure 4-3,  the I-mirror used to set V-ref is described below in terms 
of both layout and circuit design.  An accurate way to generate V-ref is to use a duplicate (the 
duplicate is m2) of the LSB-FET from the I-DAC design to form a current mirror with the I-
DAC LSB-FETs.  By using multiples of the ‘duplicate’ in parallel, the ratio of the currents can 
be such that a more manageable ID_m2 can be used, i.e. a scaled up version of the LSB current 
requirement.   An advantage of using multiple ‘duplicates’ over the use of a single larger FET 
device is that the mean value of Vt for several devices will better match to the mean Vt value of 
the I-DACs.  The accuracy of the scaling ratio will also be improved due to the fact that, in 
fabrication, devices can always be copied very precisely.  The increased ID_m2 has a further 
advantage when considering noise.  If m2 is considered as the active load resistor of the 
common-source amplifier created by m2 and m1, the increased value of ID_m2, compared to the 
LSB of 2 µA, consequently decreases the active-load resistance (m2) given by 1/gm2 .  This 
makes the V-ref node less susceptible to noise pick-up, less of a noise generator, and also 
reduces the small-signal gain, gm1/gm2, of the common-source stage. 
Figure 4-8 shows the V-ref mirror scheme used, a) is the layout, b) is the floor plan and c) is 
the schematic.   To have a manageable ID of 200 µA and to keep the design to a reasonable size 
while maintaining good Vt matching, m2 has been built from 100 duplicate LSB-FETs.  For 
noise considerations, m1 and m2 form the common-source amplifier with m2 being the active-
load with an Rout of 1.4 Ωk  (here Rout =1/gm for a drain-gate connected FET and is not the 
incremental resistance ro).  To give the lowest gm and largest ro and to make use of multiple 
devices for improved matching, m1 composes 8 NMOS FET devices.  Each have an enclosed 
gate, with an L of the same dimension as the L of m2 and an aspect ratio close to 4.29, which is 
the minimum for an enclosed gate with this L dimension.   
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Current-source 
The current value required to be generated by the current-source (Box1 of Figure 4-3) can 
simply be found by multiplying the required LSB value of 2 µA by the current mirror ratios at 
each stage, which is now described.  While referring to Figure 4-8 c), the LSB value of 2 µA is 
multiplied by the first current-mirror ratio of 100:1, given by the number of m2 FETs to a single 
LSB-FET, this equates to 200 µA.  This current flows through m1.  The current mirror ratio 
between m1 and m3 is 10:8, and therefore m3 will have a current flow of 
A 250A µµ =×200
8
10 .  It is this value of 250 µA that the current source will generate.  As the 
parasitic common-source amplifier gains, discussed earlier, have been made to be 1≤  and that 
RLOAD of the current-source = Ω≈ 5801 3mg , which is considered to be a small R-noise 
generator, no special noise considerations are given to the design of this circuit.  
 As stated previously, an ideal current-source has a uniform output current response over 
the entire range of load values.  To ensure this, Rout of the current-source needs to be large.  One 
way in which to achieve this with a FET device is to use a small ID, as was done for the LSB-
FETs of the I-DAC (recall 
D
o Ir λ1= ).  However, the current reference ID needs to be large 
Figure 4-8 The V-ref current mirror used for the gate voltage of the current DAC.  a)  The layout, b) the floor 













































compared to the LSB current of 2 µA, so that noise coupling or current fluctuations are 
proportionally small; therefore a small ID approach is obviously not suitable.  At the cost of 
circuit complexity, both a large current output and a large Rout can be achieved by employing 
‘boot-strapping’ methods.  Boot-strapping is a DC feedback mechanism that uses an amplifier 
to constrain a circuit node to a fixed voltage or current value.  Three current-sources that 
employ boot-strapping and vary in complexity and output performance have been designed and 
evaluated.  Table 4-1 summarises the relevant performance parameters.  The regulated cascode 
out-performs the other designs in all aspects and is the only design reported here.  The 
remaining two were considered as they were tune-able to the exact required current output and, 
although they performed as expected, this tune-ability was not required. 
 





  (ohms) 
Power 
consumption 
   (mW) 
Size 
(um2) 
Regulated Cascode 1.93 V 17 M 0.859 84x23 
Op-amp +Regulated Cascode Output 1.94 V 14 M 2.5 189x61 
Op-Amp + Current mirror Output 1.06 4 M 2.35 164x61 
Figure 4-9 shows the regulated cascode current-source, a) is the layout, b) is the floor plan 
and c) is the schematic.  A description of operation follows.  The two 2.9 Ωk  resistors and 
transistor m5 form a simple resistor ladder to set the gate voltages of m2 and m3.  The transistor 
m5 is used to act as a current mirror to m2.  The aspect ratio of m5 and m2, both are the same 
Table 4-1  Three current-sources were submitted for evaluation.   







































in this case, is determined by using Equ 4-2.  Transistors m4 and m3 make a common-source 
amplifier with output, Vcs, connected to the gate of m1.  An increased voltage V∆  on the drain 
of m1 caused by the load conditions gives rise to a reduced output current OUTI∆ , which 
consequently increases VDRAIN of m2 (reduces the voltage across m2).  However as VDRAIN is the 
input to the common-source amplifier, the voltage at the gate of m1 is reduced; therefore 
increasing IOUT and consequently the original change OUTI∆  is compensated by negative 
feedback.  Hence the small-signal output resistance of m2 has been increased by bootstrapping.  
As the common-source amplifier stage uses m3 with a fixed VGS as an active load-resistor (refer 
to section 3.2), the gain is expressed as, Av=gm4(ro4 ro3).  Ideally m3 and m4 would have a large ro 
so that the common-source amplifier has a large voltage gain, which is a requirement for rigid 
boot-strapping.  However, as discussed earlier, the aspect ratio is restricted for an enclosed gate 
device and therefore m3 has a larger ID than desired, and this consequently reduces the value of 
ro3.  However, this has not been detrimental to the design. 
If all transistors are in the saturation region and, ignoring bulk effects, the output resistance 
Rout is given by [GEI90] 
where 2or  is the incremental output resistance of m2, go1 and go4 are the inverse of the 
incremental output resistance of m1 and m2, respectively, and g3 is the conductance of m3.  To 
measure IOUT and ROUT a variable resistor was connected as the load of the current-source. 
Whilst varying the resistance, IOUT and VLOAD were measured with multi-meters.  Figure 4-10 
shows the measured and simulated results of IOUT as a function of VLOAD.  
  From simulation, IOUT is a constant 250 µA and  Rout a constant 15 ΩG  up to 0.52 V of 
the 2.5 V VDD supply rail.  At this point the voltage on the drain of m1 (VLOAD) supersedes the 
VGS reference of m1, causing m1 to turn off.  For this reason current sources are characterised 
by how close the load voltage can be taken to the supply rail; an ideal source would have IOUT 
remain constant for an infinite VLOAD. From measurement IOUT=256 µA up to 0.52 V of the rail.  
As Rout is very large it is difficult to measure without employing specialised measuring 















equipment.  Instead, to gain a crude estimate, Rout was measured with a standard multi-meter 








V , and after scaling by the current mirrors gives an error at the LSB of 
~0.008 %, the Rout value of 100 ΩM  is already good enough for Beetle requirements.  Hence an 
accurate Rout measurement was not deemed necessary. 
4.2.3 Small-signal response and noise 
As the current-bias generator contains circuitry that consists of parasitic amplifier stages 
that may add small-signal gain and cause operational instabilities if not designed correctly, a 
small-signal simulation was performed.  The results are represented in the form of a Bode plot 




v  and relative phase of vout and vin as a 
function of frequency.  This is the common way in which the stability of a circuit is represented.  
For simulation purposes the output of the I-DAC is connected to an 800 Ω  dummy load 
resistor and the I-DAC is set to deliver its maximum current of ~ 2.046 mA.  An AC signal is 
superimposed on the VDD DC supply voltage for AC analysis;  VDD≡VIN was set to 2.5 V with 
an AC sinusoidal signal content of 1 mV RMS.  Vout is simply the voltage across RLOAD.   
Figure 4-10 IOUT from the regulated cascode current source.  IOUT=256 µA and is 
compliant  to within 0.57 V of the 2.5 V supply rail.  The small signal output resistance is 
at least 100 MΏ. 
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The Bode plot gives a gain of ~1 for a frequency range of 1x103-1x109 Hz and the phase 
has a minimum/maximum at -20o  and +15o,respectively.  For the sensitive front-end amplifiers 
the range of interest is 1-100 MHz which, from the Bode plot, can be seen to be a particularly 
stable operating point of the current-bias generator, as the gain drops to –6 dB.  This low gain is 
beneficial to reducing the noise contribution from the bias generator.  To ensure that the bias 
generator does not contribute any significant noise to the front-end amplifiers, a noise 
measurement is taken from simulation.  The first measurement, taken at the V-ref point, gives a 
worst case result of 
Hz
nV17 for frequencies less than 1 MHz and 
Hz
nV2 for frequencies 
above 1 MHz, respectively.  The 1 MHz was an arbitrary point to demonstrate the difference in 
noise values, where the low frequency content is attributed to flicker noise.  The noise figure is 
approximately 20 µV RMS for the frequency range that the Beetle front-end responds to and is 
well within the 140 µV limit that was discussed earlier.  For the I-DAC output, when connected 




nV4 for below and above 1 MHz, 



























1.00E+03 1.00E+04 1.00E+05 1.00E+06 1.00E+07 1.00E+08 1.00E+09
dB
Figure 4-11  The Bode plot for the small signal analysis of the I-DAC output. 
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4.3   Voltage-bias module 
The Beetle chip requires five externally adjustable voltage references; refer to Figure 3-2 
for Vfs, Vfp, Vd, Vdcl and Vrc.  As with the current-bias nodes, the specifications are given by the 
designer of the sub-circuit that the bias will service.  The voltage-reference nodes all have high 
input impedance26 and a low voltage precision requirement.  These voltage references can 
therefore be generated with a simple V-DAC design, one for each node.  The physical size of 
the V-DAC’s and power consumption should be optimised, and the dynamic range should be 
large, preferably from the ground reference up to the VDD supply rail (rail-to-rail). 
There are many approaches to designing a V-DAC.  Most applications require high 
precision or fast switching; the Beetle chip does not require either of these.  The simplest 
approach is to have a resistor ladder of 2n resistors from rail-to-rail, where ‘n’ is the V-DAC 
resolution in number of bits.  This removes the requirement of a voltage reference27 and it is 
easy to minimise the DNL as only one node is switched to the output for a given binary input 
i.e. it is not a superposition of switched currents or voltages.  The disadvantage of the resistor 
ladder is the balance between power and chip area, as large resistors (2n of them) are required for 
low power consumption.  Further chip area is consumed for the 2n switches that are required.   
An alternative method of using resistor ratios, the one implemented in this case, uses the 
R-2R ladder network.  This has a full rail-to-rail dynamic range and requires only 2n+2 resistors 
and n switches.  The main disadvantage of the R-2R is the degraded DNL caused by the 
resistance of the binary switches.  Also there are stringent matching requirements between the 
R2R resistor network used for the MSB and LSB settings in order to make the V-DAC 
monotonic (see below, and refer to section 4.2 for discussion of DNL and monotonicity).  
                                                 
26 The Vdlc and Vd circuit nodes do have current demands, therefore these nodes have a buffer at their inputs. 
27 Band-gap diodes are usually used as voltage references but were not available within the fabrication process at this time. 
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The circuit diagram of a 10-bit R-2R ladder V-DAC is shown in Figure 4-12.  The R-2R 
configuration consists of a network of resistors that alternate in value by R and 2R.  For ASIC 
device matching purposes only multiples of R are used in this case i.e. the 2R value is made from 
two resistors of value R.  Each node voltage is related to Vref, in this case VDD, by a binary-
weighted relationship caused by the voltage division of the ladder network.  The digital inverters 
pull Vi(n) to either  ground potential or VDD.  The circuit can be analysed by replacing the 
circuitry at the nodes Vn(0-10) with a Thevenin-equivalent circuit.  For example, the resistor chain 
between VDD and ground is equivalent to connecting a voltage source of 2
DDV  with an output 
resistance of R to node Vn0.  The Thevenin circuits for the remaining nodes will depend on 
whether Vi(n) is 0 or VDD.  If Vi0 is 0 volts, then an equivalent voltage source of 4
DDV can be 
connected to the node Vn1.  For Vi0 equal to VDD, then a voltage source of DDV4
3 is used.  The 
Thevenin-equivalent source output impedance is always R for any node.  A general equation can 
be given for VOUT that is a function of the binary input as 
 
where n is the resolution i.e. 10 bits, j=0 represents the LSB, j=9 represents the MSB and Vij is 
the voltage at the inverter node associated with the jth bit.  Vij is 0V and 2.5 V for a logic 0 and 
























Figure 4-12 Schematic circuit diagram of a 10-bit R-2R ladder.  For clarity the digital control logic is not shown. 
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Vn0 Vn1 Vn2 Vn3 Vn4 Vn5 Vn6 Vn7 Vn8 Vn9 Vn10
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which is inherent to this design due to the VOUT node being the output of a potential divider 
resistor network formed by the last two resistors in the ladder. 
The power specification for the Beetle chip was originally defined at 2 mW/channel.  
With 60 % of this required for the front-end amplifiers, an approximate total power of 4 mW 
was allowable for the V-DAC.  This was divided between 2+2 mW for both the analogue and 
digital parts.  The maximum current demanded from an R-2R is calculated to be VDD/R from 
the Thevenin-equivalent circuit.  Therefore this gives a reasonable R value of 3 Ωk  for a VDD of 
2.5 V.  Larger values of R would be advantageous for reducing the power further and improving 
the DNL, but would require more real estate.  The noise voltage output for this circuit is 
( )fkTROUT∆4 , where ROUT is the output resistance, simply R in this case.  Therefore there is a 
further advantage in the use of small ohmic values, although for this design, analogue noise is 
not a demanding parameter.   
To consider the effects of R on the DNL, the impedance of the inverter switch must be 
known, as this resistance is in series with the 2R leg of the R-2R circuit and causes an imbalance 
in the ladder network.  The DC resistance of the inverter gates can be found from 
which gives an approximate resistance of the gate channel when the device is operating in the 
ohmic region.  The W/L aspect ratio of the inverter gate is taken from the standard 0.25 µm 
process library.  The resistance of the inverter switch for both the p and n type FET is 
approximately 30 Ω  and is therefore 1 % of R.  If the layout allows it, then some compensation 
of the switch resistance can be made either by selecting an appropriate inter-track width and 
length to give a compensation of approximately 30Ω /2, or to add compensating resistors in the 
single R legs of the ladder.  When selecting the inter track aspect ratio, care should be taken of 
electromigration28 which has a significant effect on tracks with small widths. 
                                                 
28 Electromigration is movement of atoms with the current flow that deteriorates the tracks in analogy to wind erosion. 





R −≤−≈ ' Equ 4-5
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 Figure 4-13 shows a) the V-DAC layout and b) the floor plan.  The resistors are 
implemented as 2.9 Ωk  N+ diffusion OP types, where OP is a fabricators definition of this 
resistor.  These can be made within a 10 % core resistor tolerance and within a 50 % end-cap 
tolerance.  The simplified equation for calculating the resistance of the drawn N+ diffusion OP 
resistor is  
where REND= m  µ46.020 ×Ω , the 0.46 µm is fixed in this design and is the distance between 
the contact and OP border, and RSOP= sq
Ω63  for the N+ diffusion resistor.  RSOP is the sheet 
resistance and is extensively used in ASIC design for calculating resistor values.  The sheet 
resistance is a measure of the characteristics of a large, uniform sheet or film of material with a 
thickness that is considered to be negligible.  The sheet resistance is specified in terms of ohms 
per square (sq) of surface area.  If a rectangular sheet of material of length L and width W has 
measured resistance R between the two opposite ends, then the sheet resistance of the material 
is given by  
L
WRRsq = .   
 As with the I-DAC, the largest non-linearity will occur when switching from the decimal 
input 511 to 512, i.e. the transition where the MSB is switched from off to on, and all other bits 













are turned from on to off.  For the V-DAC to remain monotonic this transition should produce 
a non-linearity of less than one LSB.  In the case of the R-2R ladder this linearity is determined 
by the matching of the R and 2R resistors associated with the MSB.  Therefore, all R and 2R 




R  for a 10-bit V-DAC, where 
i and j are labels.  The limit that can be achieved is ultimately down to the process variations but 
by using the special layout techniques, described in section 4.1, the matching of devices can be 
drastically improved.  This design was implemented with each R resistor being composed of 5 
sub-resistors in series, each with W=1 µm and L=9 µm.   
 To measure VOUT as a function of the binary number set at the V-DAC input, a multi-
meter with an input resistance of 10 ΩM  was connected as the load to each V-DAC in turn. 
For the simulation, a 10 ΩM  load resistor was assumed.  Figure 4-14 a) shows a graph of VOUT 
as a function of the input binary number, measured for a sample of ten V-DACs.  The 
simulation is also included, although it is not visible as it matches well with that measured.  The 
mean dynamic range of all the measured V-DACs is 1.57 mV to 2.498 V; the LSB is 2.43 mV 
and the variation between the V-DACs is ± 1 % RMS.  The gain error (defined in the I-DAC 
section) is 0.5 %.  Figure 4-14 b) shows the measured V-DAC DNL using the layout of Figure 
4-13, compared to simulation of a V-DAC without compensating switch resistors.  The DNL is 
measured to be ± 1.4 LSB.  Although this does not meet the general requirements for a 10-bit 
Figure 4-14 Results and simulation from the voltage DAC, a) Linearity of  10 measured DACs and simulation, 






























V-DAC it is more than adequate for the Beetle chip requirements, which needs a precision of 
only 8-bits.  Like the I-DAC, the 10-bit V-DAC was submitted to evaluate V-DAC process 
variations and will have the last two LSBs removed for the full chip submission. 
 For compliance29 measurements, a variable resistive load was connected to the output of a 
V-DAC and varied, while measuring OUTV∆  of an LSB setting with a multi-meter.  The value of 
VOUT when ∞=LOADR  is taken as 100 % compliant.  Figure 4-15 shows VOUT to be compliant to 
better than 99 % for loads greater than 70 Ωk , and compares well with simulation.  From the 
value of load resistance that gives VOUT_max/2, the DC output resistance ( LOADR≡ ) of this V-
DAC is found to be 2.7 Ωk .  The voltage offset in Figure 4-15 is due to the last term in Equ 4-4 
and is calculated to be 1.22 mV (0.5 LSB).  This agrees well with the measured value of 1.55 mV.   
 To measure the circuit sensitivity to temperature and voltage-supply variations, a multi-
meter was again used as the load resistance.  For a 2.4 mV LSB setting on a the V-DAC, the 
sensitivity to the VDD supply voltage was measured to be approximately linear, 1.65 mV/V, over 
the supply range of 0.7-3.0 V.  When all bits of the binary input number are set to ‘1’ the 
sensitivity to the supply voltage is 0.969V/V.  This is easily understood as the voltage V-DAC is 
very dependent on the inverters being 0V or VDD.   By using a hot-air gun to increase the chip 
temperature and a thermistor to measure it, the chip temperature sensitivity over a range of 25-
                                                 
29 Good compliance in this case means only a small OUTV∆  results under varying resistive load conditions. 
$=5% at 32kΩ $=1% at 70kΩ
Internal resistance =2.7kΩ
offset =1.55mV
Figure 4-15 Vout vs R load for the voltage DAC with 1 LSB set. 
 100
80 oC was measured to be 1.8 mV/oC at the V-DAC output, for any binary input setting.  This 
figure is surprisingly high, as variation to resistors due to temperature should be common across 
the V-DAC and cancel out.  Therefore the effects are attributed mainly to temperature effects in 
the inverters. 
 Although the V-DAC worked within specifications the author learned of several 
disadvantages with working with N+ diffusion resistors, outlined below, and therefore changed 
all resistors to a non-silicided30 polysilicon type for the Beetle chip submission.  The N+ 
diffusion creates a reversed-biased diode and therefore has a reverse leakage.  Under irradiation 
this diode could also go forward biased.  These resistors exhibit an undesirable non-linear 
relationship between voltage and current, most evident in larger devices.  N+ diffusion sheet 
resistance is sq
Ω 63 compared to sqΩ 210  for non-silicided polysilicon, and therefore the N+ 
diffusion resistors consume more chip area for the same resistance given by a polysilicon 
resistor.  Although the absolute accuracy of the N+ diffusion resistors is better than the 
polysilicon, this does not have great importance when the circuit is designed to work on good 
matching and ratio techniques.  Also it should be noted that polysilicon has an increased 
radiation tolerance due to the energy bands present at the grain interface and its amorphous 
structure [BAU03]. 
4.4 Summary 
 A fully integrated bias generator that supplies all of the necessary current and voltage 
biasing for the Beetle chip has been designed, fabricated and tested. 
 The 10-bit I-DACs use a binary-weighted current-source scheme with 1023 PMOS 
transistors.  The linear PMOS transistors, with an aspect ratio of 0.6µm/3µm, were chosen 
because of the restricted aspect ratio available with edgeless devices.  The necessary voltage 
references are generated with current mirror scaling circuits.  The size of each I-DAC is 281x104 
µm2. The mean dynamic range of the 36 I-DACs measured is from 0.1 µA to 2.101 mA (± 1 % 
RMS) with an LSB of 2 µA and a gain error of 2.6 %. These values are very dependent on the 
                                                 
30 Silicides and/or refractory metals are alloyed with the poly to reduce resistance. 
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supply voltage and temperature.  The differential and integrated non-linearity has been measured 
to be ± 0.5 LSB and ± 1 LSB, respectively.  The output resistance for an LSB setting is 38 ΩM  
for a load voltage of 0-2 V.  The noise level is negligible.   This I-DAC is suitable for the Beetle 
chip requirements.  
 The 10-bit V-DACs are of the R-2R type utilising 3 Ωk  N+ diffusion OP resistors.  The 
mean dynamic range measured for ten V-DACs is from 1.57 mV to 2.498 V with an RMS of 
± 1 % and a gain error of 0.5 %.  The mean LSB is 2.43 mV and is better than 99% compliant 
with a load resistance > 70 Ωk . The differential non-linearity is ± 1.4 LSB making the V-DACs 
non-monotonic, although this is not important for the final Beetle design.  The size of each V-
DAC is 206x153 µm2.  The V-DAC has a worse-case sensitivity to the supply rail setting of 
0.969 V/V.  The effects of temperature are easily managed.  This V-DAC is suitable for Beetle 
chip use but benefited in performance when the resistors were changed from N+ diffusion to 





The BeetleMA ASIC 
In the context of this thesis, one of the objectives was to modify the Beetle ASIC so as to 
make it compatible with the MAPMT.  The need for a modification is primarily due to the large 
MAPMT output signal compared to that of a silicon strip detector, which the Beetle was 
designed for.   The modification required a replacement of the Beetle front-end, consisting of a 
charge sensitive amplifier (CSA), a CR-RC shaper and a buffer, shown in Figure 5-1.  The 
modified/replaced front-end was renamed the BeetleMA. 
5.1 Front-end amplifier selection 
 Amplifier selection requires considerable knowledge of the input load (the source) that 
will be connected to it, in this case the MAPMT.  The MAPMT characteristics were described in 
Chapter 2 with the emphasis on photon detection efficiency, while here the emphasis is on 
electronic characteristics.   
Figure 5-1 The Beetle front-end amplifier consisting of CSA, shaper amplifier and buffer. 



















 For the tests described in Chapter 2, the MAPMT output impedance was 50 Ω  by the 
addition of a load resister of that value in parallel to the large output impedance of the tube.  A 
voltage amplifier was then utilised as this was suitable for the job at hand and was easy to 
implement into the test system.  However, ideally the MAPMT should be considered a current-
source as it has an output impedance of sGΩ .  The output current of an MAPMT is dependent 
on the high voltage bias but must stay within limits; too high a voltage the tube electrically 
breaks down, and too low a voltage the tubes SNR becomes poor [EIS03].  For the R7600-03-
M64 MAPMT used for the BeetleMA studies, a high voltage of -800 V gives a typical output 
signal of 300 k electrons (ke-).  Taking into account the gain variations between MAPMT tubes 
and pixels and the variation in number of photon hits within a channel, the MAPMT electronics 
must be optimised to operate with an input dynamic range of 0.3-2.7 Me-.  The dark current can 
be neglected as it is the order of pA. 




Average or expected value 
Average single-photon response 300,000 e- @ -800 V 
MAPMT capacitance without the base 1.5 pF 
Pulse rise-time 2 ns 
Pulse fall time 3 ns 
Pulse duration 5 ns 
Gain variation tube-to-tube 2 
Gain variation pixel-to-pixel 2 
Total gain variation  3 
Range of number of input photon 1-3 
Required signal to noise 40 
Dynamic range 0.3-2.7 Me- 
Max load capacitance with PCB 10 pF 
Possible photon saturation  yes 




The MAPMT does not suffer from internal electronic cross-talk  [MUH00].  However, 
cross-talk may occur at impedance points on the PCB or between channels on the same 
substrate of the chip if correct physical layout and design of both the PCB and chip are not 
employed.  For example, the large signals from the MAPMT may produce a shift in the bulk 
voltage which will have an effect across the entire chip.  Another consideration is that charged 
particles traversing the MAPMT can produce Cherenkov photons in the quartz window;  the 
number of photons produced is highly dependent on the angle of the particle with respect to the 
tube axis.  For normal incidence tracks 5 to 10 photons are produced, for angles around 45 
degrees up to 30 of the 64 channels can be activated  [MUH00].  This puts greater demands on 
the channel occupancy and necessitates fast recovery from front-end saturation.  This is 
discussed in the subsequent sections.  Table 5-1 summarises the MAPMT characteristics. 
As the Beetle chip was primarily designed for a silicon strip detector, a general comparison 
is now made between the MAPMT output characteristics and that of the silicon strip detector 
used with the Beetle.  Table 5-2 shows the relevant characteristics of each device.  It is clear that 
the main difference between the two types of detector is the magnitude of the response to a 
single-photon or MIP input; the MAPMT typically delivers 13 times more electrons.  The SNR 
requirement of 40 in Table 5-2, discussed in Chapter 2, is based on the noise measurements of 
the Beetle chip and the MAPMT gain variations.  This gives a SNR requirement for the 
MAPMT of twice that of a silicon detector.  However, as the MAPMT has a larger output signal 




Approx MAPMT value 
 
Approx Silicon value 
Input response photon/MIP 300,000 e-  22,000 e- 
Load capacitance/resistance 1.5 pF/~10 G ohms 10-30 pF/~10 ohms 
Rise-time 2 ns ~3 ns 
Required signal to noise 40 20 
Dynamic range 2.7 Me- 0.22 Me- 




and a smaller capacitance with respect to a silicon detector, the SNR is intrinsically improved for 
the Beetle CSA MAPMT connection.  This is described further in section 5.2.  The other major 
difference between the two dectectors is the output resistance; the MAPMT has a very large 
output resistance while the silicon detector is very low.  Guided by the characteristics of Table 
5-2, a consideration of different amplifier types for use with the MAPMT can now be made. 
 Three basic amplifier configurations are considered, and these are shown in Figure 5-2: 
• Voltage amplifier.  For the voltage amplifier, the MAPMT output source is shown 
as a Thevenin-equivalent voltage source.  The voltage amplifier has a gain of         
-R1/(R2+Rt), where Rt is the output resistance of the MAPMT.  Therefore, in 
order to have a practical gain value, R1 would have to be made unreasonably large.  
The effective value of Rt can be reduced by having a parallel resistor which loads 
the output of the MAPMT, as was described in chapter 2.  However as the input 
of the amplifier at the inverting terminal sees a noise impedance of R2 in parallel 
with R1, this is not the most noise-quiet amplifier configurations.  The same would 
apply in a non-inverting configuration. 
•  Transimpedance amplifier.  With this type of amplifier the MAPMT load is better 
represented as a Norton current-source equivalent circuit. The transfer function,  
in this case vout/iin , is simply -R1.  This amplifier suffers the same noise problems 



























as the voltage amplifier.  The transimpedance amplifier can easily become unstable 
if its input has inductance and capacitance, which in this case could be the 
bonding wire inductance and gate capacitance of the amplifier’s input transistor.  
For both the voltage and transimpedance amplifier, the downstream Beetle shaper 
stage would need considerable modification, or need to be removed completely.  
The removal would degrade the noise performance considerably as the shaper 
stage is a band-pass filter. 
• CSA:  Again with this type of amplifier, the MAPMT load is better represented in 
the Norton current-source equivalent circuit.  The CSA actively integrates the 
detector charge (q) on the amplifier feedback capacitor Cfb and the transfer 
function, in this case vout/qin , is approximately -1/Cfb.  To remove the charge 
from Cfb a parallel resistor, R1, is chosen so as to give the required CR discharge 
time-constant.  This is the quietest noise configuration as a suitably chosen Cfb 
offers a low impedance point at the frequencies of interest.  A noise evaluation of 
this configuration is given in the following section.   
 To minimise the changes to a working chip, it is preferable to modify the existing Beetle 
front-end as little as possible.  Significant modifications can lead to design or layout errors and 
discontinuities with further Beetle design iterations, which may be required for ‘bug’ fixes within 
the Beetle Family.  Since the CSA offers the best noise configuration, the Beetle CSA was 
modified to accept the MAPMT as a source.  So that no other part of the Beetle chip required 
modification, it was also important that the output of the buffer was ensured to be compatible 
to the dynamic range of the downstream analogue pipeline memory. 
5.2 Beetle front-end amplifier characteristics 
Before a description of the Beetle modifications can begin, a good understanding of the 
operation of the front-end amplifier is required.  This section discusses the CSA, the shaper and 




The Beetle core amplifiers 
Figure 5-3 shows the three front-end core amplifier stages used for the Beetle1.2 ASIC.  
The CSA, shaper and buffer cores, Figure 5-3 (a), (b) and (c) respectively, were designed by 
E.Sexauer [SEX01] and later improved by S.Lochner [LOC03].  The dimensions of the 
transistor aspect ratios (the gate widths are the upper numbers) are given in µm.  The CSA and 
shaper cores are of a folded cascode type.  The buffer stage is simply a source follower. 
The CSA requires a very large open loop gain for good performance and a very large gm 
for low noise, which implies in CMOS a large input FET aspect ratio.  Consequently this 
amplifier is large in layout, the Beetle input transistor alone is ( )2m µ500,8 .  This large input 
device is complex in design and layout due to: 
• The number of parasitics that have to be considered; 
• The increase in gate, source and drain capacitance making high speeds and 
stability more demanding; 









Figure 5-3  The core amplifiers of the Beetle1.3 chip.  Figure a) shows the charge sensitive amplifier, b)




If suitable, it is very desirable to use the existing CSA core of the Beetle chip and modify only 
the feedback network.  As the shaper and buffer stages were designed around the CSA amplifier, 
the same also holds true for those components. 
The circuits of Figure 5-3 a) and b) are both of the folded cascode type, the difference 
being that a) is an NMOS design while b) is a PMOS.  The NMOS is used for the CSA due to 
the faster speed gained by the improved mobility over PMOS; the shaper uses PMOS so that a 
voltage shift can be introduced into the cascade so as to match the buffer DC bias requirements.   
The folded cascode configuration is composed of a common-source and folded common-gate 
amplifier, the reason for this is now described.   
Figure 5-4 a) shows the common-source amplifier.  The gain of this configuration is 
Rgm × , where R is the output resistance of the current-source.  With carefully designed 
components the gain can be reasonably large (~1000).  The disadvantage of this configuration is 
that the parasitic capacitance between gate and drain, Cgd , is multiplied by the gain, which is the 
so-called Miller effect.  The application of the Miller’s theorem is to replace Cgd with a Miller 
capacitor, Cm that is equal to Cgd(1+gmRL) between the gate and ground.  Therefore this circuit 
Figure 5-4  Stages of the NMOS folded cascode:  a) the source follower, b) the linear cascode and c) 





can be considered to be a low pass filter with a phase shift of up to 90o and a corner frequency 
of RCf mc π21= .   
 The Miller capacitance can be minimised by reducing the gain of the input amplifier and 
using a cascade of further amplifiers to recover the larger gain downstream.  However this may 
lead to possible instabilities and an increase in noise. Another way in which to reduce the Miller 
effect is to add a second FET in series with M1, as shown in Figure 5-4 b).  This circuit is 
referred to as a linear cascode.  In this case FET M2 is operating as a common-gate amplifier 
and the following equations can be applied: 
 





where gm2_bs represents the added transconductance due to the source of M2 not being 
connected to the bulk, and ro2 and ro(m) are the incremental output resistances of M2 and the 
current-source respectively.  For simplicity, FET M1 is assumed to be a perfect voltage-
controlled current-source so that it need not be accounted for in these equations.  From Equ 5-1 
to Equ 5-3, it can be concluded that vds of M1 will be considerably reduced due to the low input 
resistance of a common-gate amplifier and that vo will be reasonably large due to the large 
output resistance and the common-gate amplifier’s open loop voltage gain, Av , which is about 
20 % greater than that of the common-source.  In this configuration, the Miller capacitance has 
been virtually eliminated from the feedback path. 















( )( ) ,  2)(_22 omobsmmv rrggA += Equ 5-2




 For the low noise and large open-loop gain requirements of the Beetle chip, the input 
transistor requires a high drain current to achieve the high gm requirement, refer to section 3.2.  
This large current flows through the entire chain in the case of the linear cascode and reduces 
the output resistance and therefore the overall gain.  Figure 5-4 c) shows a circuit referred to as 
the folded cascode, which overcomes this problem by folding the common-gate.  This requires 
an additional load resistor but allows the common-gate (M2) to operate at a lower current, 
therefore increasing the output resistance.  For the folded cascode CSA and shaper cores in 
Figure 5-3, this additional load is an active device. 
CSA noise evaluation 
The noise of a circuit can be evaluated by replacing each component within the circuit 
with an ideal noiseless component and a dedicated current or voltage noise source.  For resistors 
the Thevenin or Norton principle is used to covert from one to the other.  For FET devices, the 
channel noise is represented as a current-source in parallel with the channel, given by Equ 3-19.  
By taking the inverse of gm in Equ 3-19, the channel noise can be represented by a voltage 
source on the gate of the device. Figure 5-5 shows the different representations; the one chosen 
is dependent on the circuitry to be evaluated. 
In the normal case of describing the noise of an amplifier, the noise performance is 
characterized by a series voltage noise, 2ne  in units of [ ]HzV 2 , and a parallel current noise 
source, 2ni  in units of [ ]HzA2 . 









The first step in evaluating the CSA noise performance is to replace the core of the CSA 
shown in Figure 5-3 a) with its equivalent noise component.  As stated previously, the 
predominant noise source of the CSA is the input transistor.  The noise figures 2ne  and 
2
ni , 
previously discussed in section 3.3, are given by 
respectively.  The first term in the expression for 2ne  represents the 1/f  noise of the input 
transistor and  the last term represents the input transistor channel thermal noise.   The 
expression for 2ni  represents only the shot noise.  Both terms of 
2
ne  are dependent on the gate 
dimensions, the second term is also dependent on the drain current which can be increased to 
reduce the noise,  which increases the gm of the device.  The increase in drain current is achieved 
by making the aspect ratio of the input transistor large.  As the CSA core of Figure 5-3 a) was 
specifically designed around the requirement for reading out silicon strip detectors, the W and L 
dimensions (3744 and 0.42 µm) and drain current were chosen through an optimisation process 
that considered the thermal noise, the 1/f noise, the low impedance capacitive load and shot 
noise of a silicon detector, and the power consumption of the input transistor. 
 When extending the design to an MAPMT, the components, other than the MAPMT 
source, are unchanged from that used for the Beetle CSA.  Figure 5-6 shows the representation 
of the CSA configuration with its input connected to an MAPMT.  All of the equivalent noise 
sources have been added.   In the Beetle design, the feedback resistor Rfb has been implemented 
with a FET, however it is depicted here as a standard resistor.  The feedback resistor is in 
parallel with a feedback capacitor Cfb (400 fF).  As the input device has large gate dimensions, 
the capacitance is not negligible (10.52 pF) and shown here as Cg.   The MAPMT is a current 
noise source in parallel with its output resistance, Rt , which is the normal representation for a 












2 += Equ 5-4
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just the thermal noise from Rt since the leakage current is negligible.  We will see later that the 
MAPMT thermal noise contribution is also negligible.  The MAPMT output capacitance of 1.5 
pF is relatively small compared to that of a silicon strip detector (10-30 pF).  However, to make 
allowance for the capacitance added through PCB design, the MAPMT output capacitance is 
taken as 10 pF, represented as Cdet. 
 With the source and feedback impedances known, along with associated noise sources, an 
overall noise spectral density, e2ni , referred to the input of the pre-amplifier, can be found.  This 
is achieved from the superposition of all of the noise sources added in quadrature, under the 





































where fCX c π21=  and the labels are self explanatory.  The current noises of Figure 5-6 are 
multiplied by the parallel load impedance so as to convert them to a voltage equivalent.  The 
noise currents i2rf and i2pmt are simply due to thermal resistance calculated using the MAPMT 
output resistance (~ ΩG 10 ) and the FET channel resistance used for the feedback resistor 
(~ Ω M10 ), respectively.  As the resistance of both of these devices is large and the i2n shot noise 
term is very small, the overall current noise contribution is negligible.   Furthermore, for the 
CSA operating frequency of ~100 MHz the impedance seen by the current noise sources is also 
very low, ~ Ω 80 .  Therefore the current noise contribution in Equ 5-6 can be disregarded and 
the predominant noise source is simply e2n , given by Equ 5-4.  It can therefore be concluded 
that using an MAPMT as a source will not degrade the noise performance of the CSA compared 
to when using a silicon detector.  The MAPMT does not introduce any more noise than the 
silicon detector, and with the PCB load capacitance, offers about the same load impedance.  The 
ENC of Beetle chip = pFee /3.48497 −− + . 
5.3 BeetleMA front-end design 
      The gain function of any amplifier is given by  
  
where Av is the open loop voltage gain and β  is the fraction of output signal fed back to the 
input.  For the Beetle CSA, Av is 3.8.103 and if the large parallel resistances Rt and Rfb are 






















Combining Equ 5-7 and Equ 5-8, the gain function of the CSA is 
  
where ininin vCq ×= .  gfbin CCCC ++= det  and qin is the charge from the MAPMT.  From 
inspection, this shows that the gain of the Beetle CSA can be reduced merely by increasing Cfb.  
Also, the charge collection on Cfb will improve by increasing its physical size i.e. the larger Av or 
Cfb in equation Equ 5-9 is, the more charge will be collected on Cfb.  This leads to an improved 
noise performance in Equ 5-6.  Another benefit is the reduction of any cross-talk due to the 
reduced impedance point at the inverting node of the amplifier.   
 From Table 5-2, the number of electrons generated from an MAPMT compared to that 
of a silicon detector is ~13 times more.  To make the CSA feedback capacitor large enough so 













Figure 5-7 The Cadence schematic and physical layout of the modified CSA 
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that the CSA output voltage remains compatible to the existing downstream shaper stage, 
requires that Cfb be made 13 times larger than the present size used in the Beetle ASIC.  
Unfortunately such a large capacitor is not feasible within the existing layout of the chip, hence 
the capacitor has simply been made as large as the layout allows.  Figure 5-7 shows the 
schematic and layout of the CSA, where the feedback capacitor Cfb has been made as large as 
feasibly possible by an increase in the x dimension.  The y dimension could not be changed.  
The resulting capacitance is 807 fF, which is approximately twice as large as the standard Beetle 
Cfb capacitor.  From simulation using HSPICE running under Analogue Artist, vout of the 
modified CSA remained linear up to the required 3 Me- at the input and stayed within the 
allowable output dynamic range.  From the approximation =
fbC
q vout and the expected 300 ke- 
for a single-photon input pulse from an MAPMT, the voltage output from the  modified CSA is 
6.5 times larger than that of a MIP from a silicon detector, and a non-modified CSA.  This 
increase in vout gives an immediate improvement of the SNR of 6.5 compared to the Beetle CSA.  
The remaining gain-reduction factor necessary, 6.5, is added at the shaper (see the next section). 
 To study the effects of increasing Cfb in the time-domain, the response of the amplifier to 
a δ -function current pulse on the input is evaluated.  In order to evaluate the time-domain 
response the frequency domain has first to be considered.  For this, the loaded input and output 












impedance of the CSA has to be evaluated.  As the CSA output stage is a common-gate 
amplifier which has large output impedance, the amplifier gain stage will be described as a 
voltage-controlled current-source output i.e. gm.vin.  Figure 5-8 shows the small-signal model 
used for evaluating the transfer function.  RL in parallel with CL represents the resistive and 
capacitive output load of the common-gate amplifier.  The transfer function in the frequency 
domain is then given by  
 
where the s term is used to represent ωj  for use with Laplace transforms.  In Equ 5-10, Rt and 
RL are assumed to be very much greater than Rfb , and Cin=Cdet+Cg+Cfb.  Equ 5-10 contains two 
poles, i.e. the roots of the polynomial expression in the denominator of the transfer function.  
The two poles are 
and  
  
where GBW is the gain-bandwidth product of the CSA [SEX01] .  The first pole is produced by 
the feedback time constant RfbCfb and determines the continuous discharge time of the CSA.  
The second pole is a result of Cfb and defines the rise-time of the voltage output signal of the 



















































From Equ 5-13 it is clear that minimising the input capacitance and increasing the feedback 
capacitance will reduce trise.  The vout response of the CSA in the time-domain can now be 
obtained by taking the inverse Laplace transformation of Equ 5-10 with a δ -function input, and 
is given by 
 
The first exponential term is the rising edge, the second term is the falling edge; 2τ  is much 
smaller than 1τ .  Therefore vout(t) has a rising step with a slowly decaying tail. 
 Figure 5-9 a) shows the simulation result of the BeetleMA CSA output response to a 300 
ke- input signal from an ‘MAPMT-like’ pulse.  This asymmetric Gaussian MAPMT-like signal 
has a rise-time of 2 ns and falls in 3 ns and is generated by the differentiation of a step voltage 
across a capacitor.  Both 1τ  and 2τ  are indicated in Figure 5-9 .  The rise-time of the output, trise 
, is 12 ns and the decay is of the order of µs (note that in the actual BeetleMA chip, the decay 
time can be adjusted so that the output returns to baseline after 300 ns by varying Rfb via the I2C 


























































Figure 5-9 a) The simulated CSA output response to a 300 ke- input signal from an MAPMT-like pulse. b)  The 




sweep input.  The flat response seen between 1 Hz and ~2 kHz is due to the DC response of 
Rfb , as Cfb is effectively open circuit at these low frequencies.  As expected the output is of a 
low-pass filter type. 
 The CSA feedback resistor Rfb enables continuous operation by steadily discharging the 
feedback capacitor causing the amplifier output to return to the baseline.  If a new charge pulse 
should arrive on the input while the CSA output is still returning to baseline, the corresponding 
voltage step would superimpose on the previous one.  If the amplitude of vout is sampled directly 
at the CSA output, its value would be dependent on history.  This history could be removed if 
the return time to the baseline was fast enough to ensure decay before the next sample was 
taken.  For LHCb this would require a return to baseline within 25 ns, less the signal peaking 
time.  To achieve this, Rfb would have to be made small, which would consequently increase the 
parallel noise content.  Furthermore, in the case of the CSA being used with a silicon detector, 
the pulse amplitude would be reduced to an unacceptable level due to the fast discharge time.  A 
more effective way to remove the history content is to add a following stage that consists of a 
high-pass filter (CR filter) on the input.  In this way the slowly decaying tail is removed and only 
fast-rising pulses are sampled.  To maintain the SNR from the CSA, the CR filter should also be 
bandwidth limited with a low-pass filter (RC filter).  These requirement lead to a CR-RC band-
pass filter or otherwise referred to as the Shaper. 
Shaper 
The task of the pulse shaper is to convert the voltage step at the output of the CSA into a 
time-limited pulse, with a peak height that is proportional to the charge delivered by the 
detector.  The CR-RC shaping method is a widely used technique.  The frequency spectrum is 
confined by filtering low frequencies by differentiation (CR) and high frequencies by integration 
(RC).  The design boundaries are the SNR performance, the time constraints of the shaped 
pulse, the dynamic range, the power consumption and the physical space requirements.  For 
LHCb, the maximum allowable pulse peaking time of 25 ns and the constraint that a maximum 




scheme, described in section 1.3.  Since the pulse characteristics are defined, this constrains the 
SNR optimisation. 
As the modifications made to the BeetleMA CSA results in a voltage amplitude 6.5 times 
higher than the Beetle CSA, the gain of the shaper stage needs to be reduced by approximately 
6.5 so its output remains within the dynamic range of the downstream buffer and subsequent 
pipeline memory.  This reduction in shaper gain is ideally achieved by making modifications to 
only the peripheral components, Rsfb, Csfb and C1 of Figure 5-1.  As R1 is the output impedance 
of the CSA, it is not accessible for modification, however it is one of the adjustable variables via 
the I2C chip interface. 
The evaluation of the shaper can be crudely achieved by separating the differentiating part 
from the integrating part as shown in the small-signal model of Figure 5-10.  R1 and iin are the 
output impedance and current from the previous CSA stage.  The small-signal model for the 
integrating part is the same as that of the CSA shown in Figure 5-8, with the exception that the 
detector capacitance is not present in this case.  Therefore equation Equ 5-9 is valid by writing 















The gain of the shaper can be reduced by increasing Csfb and decreasing C1 , both of which are 
beneficial to circuit performance.  The increase in Csfb reduces the noise and improves the 
charge collection, as was the case for the CSA.  The decrease in C1 makes the output less 
responsive to the slow decaying tail of the CSA output.  However these adjustments will affect 
the time constants of the circuit. 
 The transfer function in the frequency domain of the equivalent circuit of Figure 5-10, as 
an approximation, is given as [FAL98] 
where Cin=C1+Cg+Csfb, Cout=CL+Csfb and Rout=Rsfb RL.  From inspection of Equ 5-16 it can be 
seen that this circuit has one zero and two poles, where the zero appears in the numerator of the 
transfer function.  To keep the same bandpass characteristics as the unmodified system, i.e. the 
same pole and zero separation after the capacitors Csfb and C1 have been modified, the feedback 
resistors Rsfb and R1 must be adjustable. 
As with the CSA, the maximum physical size that Csfb can be made is governed by the 
space available on the Beetle chip, without modifying any other part of the chip layout.  
Therefore, the simple approach was taken of first maximising the size of Csfb in the x dimension 
and then decreasing the size of C1 until the desired gain was obtained.  To maintain the rise and 
fall times of the shaper unit, Rsfb had to be physically modified to reduce its resistance, even 
though it is externally adjustable via the I2C chip interface.  This was to bring it into the 
necessary working range.   




















































The final schematic and layout of the shaper unit is shown in Figure 5-11.  The 
modifications changed C1 from 700 fF to 190 fF, Csfb from 48 fF to 197 fF, and the adjustable 
range of Rsfb was halved. 
Figure 5-12 a) shows results of simulation of the BeetleMA shaper output response to a 
300 ke- input signal, input at the CSA, from an MAPMT-like pulse.  The rise and fall times are 7 
ns and 17 ns, respectively.  Both the rise and fall times can be adjusted by modifying R1 and Rsfb 
using the I2C chip interface.  Figure 5-12 a) shows the fastest adjustable response time.  Figure 
5-12 b) shows the shaper output response to a 5 µA RMS AC frequency sweep at the CSA 
input.  As expected it has a band-pass response with a FWHM of ~50 MHz. 
From simulation of the CSA, shaper and buffer, it was concluded that the output buffer 
did not require any modifications; the output response to injected MAPMT-like signals has the 
correct magnitude, has the necessary rise and fall time, has the required output dynamic range of 
10x300 ke- and recovers quickly from saturation. 
Figure 5-11  The schematic and physical layout of the modified shaper amplifier. 
246um








RsfbCsfb 197 fF (27x10 um2)
C1 190 fF (26x10 um2)




As the front-end performed satisfactorily in simulation, a prototype chip was submitted in 
an MPW run for fabrication.  The chip is named Beetle1.2MA0 and is discussed, along with the 
measured results, in the following section.  
5.4 Beetle1.2MA0 submission 
 At the end of September 2002 the Beetle1.2MA0 chip, shown in Figure 5-13, was 
submitted for fabrication.  Other than the front-end amplifiers, this chip had the same 
architecture as the Beetle1.2 [BAU03].  In total, four different amplifiers were used for testing 
purposes:  1) ‘FBRmod’ is a modified Beetle1.2 amplifier for debugging purposes, 2) ‘1.2T’ is a 
standard Beetle1.2 amplifier for cross-reference purposes, 3) ‘1.2Div’ uses a series capacitor for 
charge division, and 4) ‘1.2Att’ has the modifications made to the Beetle that have been 
described earlier in this chapter.  The layout plan in Figure 5-13 shows how these amplifiers are 
grouped together and distributed among the 128 available input channels of the Beetle1.2MA0.  
With the exception of the FBRmod, The amplifiers are grouped in multiples of at least 3 so that 
cross-talk measurements could be studied.  To gain direct measurement access to the front-end 
amplifier outputs, as well as through the pipeline readout, probe points were added.  The 1.2Att 





































Figure 5-12 a) The simulated shaper output response to a 300 ke- input signal from an MAPMT like pulse at 




results from the 1.2Att amplifier will be presented in this chapter, as this amplifier configuration 
was the primary reason for the chip submission.   
5.4.1 Measurement test set-up 
For testing the Beetle1.2MA0 and MAPMT, an electrically-sealed containment box was 
constructed to reduce external noise sources, shown in Figure 5-14.  The size of the box is 
60x40x2.8 cm3; the only common ground point for the electronics is a star-point connection in 
the corner.  The MAPMT is fixed firmly to the inside of the box where a window has been 
located to allow an external fibre-optical light source to be directed at the face of the tube.  An 
external dark box protects the MAPMT from extraneous light.   A motherboard from 
Heidelberg University provides ports and CLC400 amplifiers to read out the pipeline of a 
Beetle1.2MA0 chip, this being housed on an interchangeable daughter-board.  All power 
supplies are external to the box. 





















The external light source and fibre-optical system is a modified version of the 
arrangement used in Chapter 2; however the latter version gave some photon timing jitter.  For 
testing an amplifier that is part of a pipeline chip such as the Beetle1.2MA0, the signal sampling 
point must be fixed and therefore timing jitter would randomize the amplitude reading.  In order 
to improve the photon jitter in the laboratory setup, the mono-mode fibre was replaced with a 
multi-mode and the storage capacitor C1 of Figure 2-3 was removed.  This improved the LED-
to-fibre coupling, therefore reducing the amount of light output required from the LED.  
Consequently the charge injected into the LED is reduced, allowing a faster LED switching.  
However, this was at a cost of a larger light spot diameter.  
 To make the jitter measurement, one output channel of the MAPMT was connected to a 
50 Ω  resistor and the remaining channels grounded.  An oscilloscope with a sample rate of one 
Giga sample per second (GS/s) measured and stored the MAPMT voltage response across the 
resistor to single-photons.  The oscilloscope trigger was synchronised to the pulse used for the 
LED light source.  From each captured response, the time at which the signal voltage peak 
occurred was plotted.  The LED was triggered at 100 kHz.  Figure 5-15 shows the results from 
the modified light source. The RMS jitter was found to be ±2.5 ns which is an improvement of 
~9 ns on the previous system.  The photon timing jitter for the LHCb RICH experiment will be 
MApmt Pipe line output
BeetleMA0 x 2 Heidelberg Mother Brd
Analogue Test point
CLC400




considerably less than ±2.5 ns, and will therefore further reduce the randomizing of the 
amplitude measurement.  The LHC timing jitter is determined by the bunch crossing and transit 
time, which is of the order of 175 ps RMS [CHR01_L0] and the inherent MAPMT signal jitter is 
of the order of a few ps. 
 In order to evaluate the characteristics of the front-end amplifier, three modes of testing 
have been incorporated.  Firstly it is advantageous to measure the voltage signal directly at the 
output of the amplifier.  To do this the motherboard was modified so that it was possible to 
read out the analogue outputs directly from probe pads.  Secondly, to remove complications of 
MAPMT pixel gain variations and to allow the front-end output dynamic range to be measured 
in a controlled way, a test-pulse circuit was used.  The test-pulse circuit applies a voltage step 
pulse across a capacitor to generate an asymmetric semi-Gaussian MAPMT-like signal.  The 
capacitor value is chosen to deliver a controlled amount of charge to the Beetle1.2MA0 input.  A 
1.5 pF capacitor gives 300 ke-/2.6 V.   The Beetle1.2MA0 chip does have internal test-pulse 
generators but these are upstream of the input pads and protection diodes and therefore 
externally generated test-pulses emulate the MAPMT more effectively.   
Jitter +/- 2.5 ns 




 Figure 5-16 shows the schematic for the test-pulse injection circuit for a single channel.  
The yellow shaded box area is the front-end amplifier within the Beetle1.2MA0 ASIC.  The 
CLC400 amplifier and the resistor attenuation circuitry, along with the capacitor used for test 
charge generation, are peripheral to the Beetle1.2MA0 and are mounted on the Heidelberg 
motherboard.  The TDS oscilloscope is fully controlled via Labview.  Input load capacitance, 
not shown in Figure 5-16,  can be added to the motherboard for testing purposes.  For testing 
with the MAPMT connected to the input, the test-pulse circuitry is simply removed.  It should 
be noted that measurements taken showed that the analogue output signal suffered a 7 % 
attenuation due to measurement devices used (i.e. the CLC400 non-inverting amplifier of Figure 
5-16).  The front-end amplifier could also be read out through the chip pipeline and differential 






























 The standard LHC mode of operation of the Beetle1.2MA0 is to multiplex 128 input 
channels to four output channels.  However, for these tests, the alternative readout mode of 128 
input to one output channel was used for simplicity. 
5.4.2 Beetle1.2MA0 results 
The ASIC under test was the Beetle1.2MA0, Chip 42 from wafer D4KKGZKT.  All 
measurements were taken with a 10 pF load at the input of the 1.2Att amplifier. 
Test system authentication 
To authenticate the Beetle1.2MA0 test system, the output of the amplifier was measured 
at the probe point for an input test-pulse compared against simulation.  Figure 5-17 shows the 
results.  There is a discrepancy between the simulated, blue trace, and measurement.  This can be 
understood in terms of the 7 % attenuation in the readout electronics, mentioned previously, 
and the 10 pF input load capacitance which was not accounted for in the simulation.  The 
measured rise-time is 10 ns and the fraction of the pulse remaining 25 ns after the peak is 25 %, 
which is acceptable for LHCb operation.  The same measured analogue output from the probe 
point was then compared to the signal at the output of the pipeline, shown in Figure 5-18 a).  
The measurement from the pipeline, blue trace, is the result of a scan over the pulse profile 
Figure 5-17 Comparison of simulated (blue trace) and measured (purple trace) 
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(pulse-height scan).  Here the Beetle1.2MA0 analogue sampling point was fixed, and 10,000 
samples taken from the output of the pipeline, the input pulse was then repeatedly delayed by 6 
ns and samples retaken.  Excellent agreement is seen. 
An MAPMT was then connected up to the Beetle1.2MA0 input to study the response to a 
‘typical’ photon signal.  The MAPMT bias voltage was set at -800 V.  An average MAPMT pulse 
was measured by triggering the LED light source and sampling at the pipeline output port 
20,000 times at each 6 ns interval.  The resulting pulse profile is compared to the test-pulse in 
Figure 5-18 b.  The test-pulse is seen to emulate the signal from the MAPMT to a reasonable 
level and there can be confidence that the output of the pipeline readout truly represents the 
input signal.  
Results from test-pulse injection 
The purpose of these measurements was to characterise the amplifier with a known and 
stable input pulse.  This also allowed an insight into the effects of coupling an MAPMT to the 
Normalised by DC 
subtraction and 
scaling factor of 4.78
DC level of analogue=427mV
DC level of pipeline=-991mV 
a) b)
Figure 5-18  a) A pulse height scan from the pipeline, blue trace, compared to a measurement taken at the 
analogue probe point for an external injected pulse.  b)  A pulse height scan of a single photon response from 




input.  In addition, measurements such as dynamic range can only be reliably done with a 
controlled source. 
  To cater for the considerable signal spread for a single-photon response from an MAPMT, the 
SNR has been specified at 40, explained in chapter 2.4.  The measured signal and noise from the 
analogue probe points were measured separately with and without the chip system clock 
running, shown in Figure 5-19  a) and b) respectively.  To make these measurements, an input 
charge of ~300 ke- was injected on every other trigger signal given to the oscilloscope, which 
consequently gave rise to two peaks in each plot, one corresponding to signal, the other to noise. 
Figure 5-19  c) shows the signal and noise from the pipeline readout port, where the system 
clock has to be running to invoke readout.  Straightforward Gaussian fits were performed on the 
signal and noise peaks.  The SNR is then found by dividing the signal peak by the σ  of the 
noise signal.  The SNR is 38, 19 and 22 for the three cases of analogue without and with clocks, 
and pipeline, respectively. 
Figure 5-19 Signal and noise measurements from the analogue probe point, a)  with and b) without the chip 


















































From the SNR measurements it is clear that the front-end amplifier suffers considerably 
from cross-talk of the clock system.  At the time of these measurements this was understood to 
be a problem arising from the system ‘clock tree’ of the Beetle1.2 digital logic and was under 
repair; the fabrication of Beetle1.3 solved this fault.  As this problem is understood, allowance 
should be made for the rather poor SNR obtained when the clocks are running.   It should be 
noted that reading through the pipeline does not degrade the SNR compared to that read out 
from the analogue probe points with the system clocks running. 
With the system clocks turned off, the dynamic range of the front-end amplifier was 
measured at the probe point.  Figure 5-20 shows the front-end voltage response to a charge 
injection at the input of ~0.722 to 2.7 Me-  (note that a typical single-photon charge input is 
~300 ke- ) , in multiples of 0.722 Me-.  The inset shows the peak value from each response 
plotted against charge injected.  In this case the charge injected was continued up to 6.9 Me- in 
order to show linearity and the point of saturation; more will be discussed on saturation effects 
later.  From the inset it can be seen that there is linearity up to an input charge of ~2.8 Me-; 2.7 
Me- was the specification for the dynamic range given in Table 5-1.  Taking into account the 7 % 
readout loss, the gradient gives an output of ~26 mV per 314 ke-.   
Figure 5-20 The pulse shape and linearity of the front-end amplifier at the probe point.  The colours 
correspond to increased voltage steps across the charge injection capacitor (0.5 V=722 ke- ).  The 
inset shows the linearity of the data.
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The four pulse profiles in Figure 5-20 show overshoots exist that are approximately 10 % 
of the pulse-height, and recover to < 10 % of a single-photon pulse of 300 ke- within 250 ns.  
The overshoot is caused by an integrator (the CSA) being coupled to a differentiator/integrator 
stage (the shaper).  The output of the shaper responds to the slow recovery of the integrator; the 
following section on channel occupancy explains this in greater detail.  The overshoot can be 
removed by tuning the front-end time constants but this is at the expense of reduced channel 
occupancy capabilities i.e. a longer pulse fall time.  There are three mitigating factors to the 
overshoot problem:  1)  As the maximum average channel occupancy is 10 %, or one channel 
hit every 250 ns, then on average the amplifier will have recovered before a second pulse arrives, 
2) the average channel hit will be only 300 ke-, then the average loss of signal would be only 10 
% of a typical single-photon response, and finally 3)  any signal loss on subsequent beam 
crossings can be recovered offline by suitable computer algorithms, but is not a favoured 
solution. 
 Another consideration is that of saturation.  To measure this, an input charge was injected 
from 0.776-8.5 Me- in steps of 0.776 Me-, or in terms of photons from 2 to 28 in steps of 2, 








that the peak response saturates at 4.7 Me- but the overshoot takes on a new shape.  This is 
caused by saturation of the feedback resistors on the CSA and shaper amplifiers, which are 
implemented as FET devices.  Although the overshoot goes into saturation, it does still return to 
zero within approximately 250 ns. 
Next the output from the pipeline was studied in detail.  Figure 5-22 shows all 128-
amplifier channels read out from the pipeline, and clocked out in turn in 25 ns steps on one 
output port.  Note that the readout has been inverted to comply with the DAQ system in use.  
A test charge of 0.776-7 Me- in steps of 0.776 Me- is injected at the channel 1 input; 776 ke-/0.5 
V.  The output starts with a 16 bit header that gives, among other things, the pipeline column 
number (the column number is the memory location within the 186 deep pipeline, i.e. the 
pipeline is 128 input channels by 186 columns).  There then follows the 128 channels, with 
channel 1 coming first.  Clearly seen, from the voltage spikes on the header and data channels, 
are the effects of the system clock being ‘on’, as discussed earlier.  A curvature of the base-line 




can also be seen.  This is due to a further feature of the Beetle1.2 architecture which has been 
remedied in the Beetle1.3.  Data are being read out on channel ‘1’.  Noise signals are seen on 
channels 8, 9 and 10, as these channels use standard Beetle1.2 amplifiers, which are much more 
sensitive to input noise and cross-talk.   
Figure 5-23 shows a zoom of Figure 5-22 showing the channel 1 data for the full range of 
input test charge.  The inset shows the peak value from each sample measured against charge 
injected.  Saturation occurs at 3.1 Me-, which is equivalent to a 10 photon hit.  The pipeline 
response saturates at an input signal 34 % less than from the analogue probe points; this is 
attributed to the pipeline readout amplifier. Close inspection of the saturation effects on channel 
1 shows that there are no detrimental effects.  The linearity of the pipeline is 114 mV per 300 ke-
, approximately 4.5 times that of the analogue probe point.   
The amplitude of the header signal is used to define the output voltage range of the chip.  
It is fixed internally in the Beetle family of chips and therefore makes a good benchmark when 
comparing the output characteristics from alternative electronic systems used to read out the 




Beetle chips.  In this case the pipeline output has a dynamic range of 4 headers, where 1 header 
equates to the response from 0.7 Me- at the input. 
Results from MAPMT readout 
The test-pulse input circuitry of Figure 5-16 was removed and selected channels of the 
MAPMT were coupled to the input of the Beetlee1.2MA0, the remaining unconnected channels 
of the MAPMT were all grounded.  Figure 5-24 shows a typical response of the MAPMT from a 
single-photon hit with the HT bias at –882 V, measured at the front-end amplifier probe point.  
The output signal has a rise-time of 12 ns and 33 % of the signal remains after 25 ns.   
To ensure the conditions to give a single-photon response, the intensity of the LED was 
varied by increasing the voltage across it, as in Figure 2-3.   Figure 5-25 shows the measured 
response from the pipeline for two LED voltage settings, a) 15 V (50,000 events) and b) 25 V 
(30,000).  Two Gaussian distributions were fitted to the signal and noise distributions.  The ratio 
of the number of events under the two fitted Gaussians is 6.3 % and 14 % for Figure 5-25 a) 
and b), respectively.  These statistically low numbers of signal events gives confidence that light 
leaving the end of the multi-mode fibre consists mainly of single-photons.  The noise cut 




Figure 5-24 A typical response to a single photon with the MAPMT bias at –882 V.  The oscilloscope time 




By adjusting the high voltage bias, the tube gain gives further freedom to adjust for a 
single-photon response.  Figure 5-26 shows the response to bias settings of –750 to –900 Volts 
in steps of –50 V, a), b), c) and d), respectively.  A setting of –850 V, is judged to give the best 
operating performance.  This setting gives 142 mV per photon, therefore being compatible to 
the dynamic range of the Beetle1.2MA0 chip, a SNR of 21, and has low MAPMT dark counts.  
From measurement of single-photon response taken at the analogue probe points with the 
system clock on and off, the SNR can be expected to be improved by at least a factor of 1.5 
when cross-talk due to the clock has been eradicated.  Note that the HV setting of -900 V 
achieves the SNR requirement, although at the expense of reduced dynamic range. 
 
 
Figure 5-25  Pipeline response to an intensity-increasing light source on the MAPMT. 
a) b)
Signal µ = 0.678884
Signal σ = 0.095676
Noise µ = 0.476847
Noise σ = 0.00697458
SNR = 28.96
Signal µ = 0.680212
Signal σ = 0.102166
Noise µ = 0.476189























  ‘Spill-over’ occurs when a fraction of an analogue signal pulse recorded in a given bunch 
crossing still remains at the next 25 ns sample time.  An example of a 30 % spill over measured 
from the Beetle1.2MA0 is demonstrated in Figure 5-17.  The amplitude of the remaining signal 
is sampled and stored in the pipeline and is read out on a Level_0 accept trigger (section 1.2).  
As there is no prior knowledge of the previous event, the sampled remainder can be construed 
as a valid signal; this leads to the term ‘ghost hit’.  The fraction of signal remaining can be tuned 
Figure 5-26  Photon response for –750 to –900 V high voltage bias settings. 
Signal µ = 0.482971
Signal σ = 0.0217785
Noise µ = 0.444546
Noise σ = 0.00654792
SNR = 5.86
Signal µ = 0.523898
Signal σ = 0.0451165
Noise µ = 0.445295
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between 0 and 50 % by adjustment of the CR time constants of the front-end amplifier.  To 
remove the remainder completely, the output signal from the shaper amplifier has to be fully 
contained within 25 ns, this only being achievable with fast rise and fall times.  An increase in 
rise/fall time means higher bandwidth, noise, an increase of signal overshoot and a smaller pulse 
plateau in which to set the sampling point.  The Beetle1.2MA0 was optimised around a 30 % 
remainder, however ongoing studies are suggesting that this may lead to an unacceptable 
number of ghost hits when the chip is used in the binary mode.   
 The studies here quantify the spill-over value for the Beetle1.2MA0.  The light source was 
synchronised to the chip sampling time so that the peak of a photon response would be 
captured into the pipeline.  Figure 5-27 a) shows the measured response from the MAPMT for 
30,000 events.  Figure 5-27 b) shows the measured response captured 25 ns later into the next 
pipeline address column.  Taking the mean signal value from Figure 5-27 b) gives ~50 % of the 
mean signal value of Figure 5-27 a).  A 50 % remainder was chosen to give a good signal and 
noise separation of the spill-over measurement for first analysis.  By using these measurements it 
was possible to determine if the plot of Figure 5-27 b) could be obtained mathematically by just 
scaling the pedestal-subtracted histogram of Figure 5-27 a) by 50 %.  Figure 5-28 [SOM03] 
Figure 5-27  Measurement from the pipeline at time a) t=0 and b) 25 ns later. 
∆t=0 ∆t=25 ns
a) b)
Signal µ = 0.60396
Signal σ = 0.0816547
Noise µ = 0.473707
Noise σ = 0.0100154
SNR = 13.00
Signal µ = 0.530072
Signal σ = 0.04554
Noise µ = 0.471185






















shows the pedestal-subtraction spectrum of the peak of a photon response, which has a more 
typical CR time constant of ~30 % signal remaining, in blue.  The red histogram is the 
corresponding spill-over measured 25 ns after the photon peak response.  The green trace is the 
result of scaling the blue trace by 30 % after a pedestal cut of 3σ has been applied.  It is obvious 
that this scaling method is an effective technique for representing the pulse spectrum of the 
spill-over fraction. 
It is clear that the spill-over fraction can be reduced by simply increasing the noise threshold 
cut, the black line in Figure 5-28.  However this will also cause a loss of genuine single-photon 
signal.  To demonstrate this, Figure 5-29 shows the efficiency of primary signal as a function of 
Figure 5-28 Spill-over scaling plot.  The histograms are described in the 
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Figure 5-29  Signal efficiency verses the fraction of spill-over remaining, for different noise cuts (in Volts) [SOM03].
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spill-over detection efficiency as the noise cut is varied.  To obtain this plot, the original 
measured pulse height spectrum and spill over data of Figure 5-28 was used.  For each noise 
threshold position, of 0.036 V to 0.216 V in steps of 4 mV, the fraction of signal above the 
threshold of both primary and spill-over signal were plotted against each other.  It can be seen 
that a threshold cut which retains only 10 % of the spill-over, also will result in a ~20 % loss of 
photon signal. 
To investigate the effects of spill-over into later bunch ( ns50≥ ) crossings, six columns of 
the pipeline representing t=0 ns to t=125 ns , in steps of 25 ns, were measured as a function of 
the input pulse amplitude.  Multiples of 300 ke- were injected at the input using the test-pulse 
generator, corresponding to approximately a 140 mV pulse amplitude at the output.  Figure 5-30 
shows the amplitude of the sampled pulse remainder from sampling times up to 125 ns, as a 
function of the sampled amplitude at t=0.  As expected, 30 % of the sampled pulse remains in 
the next time bin for amplitudes ≤  280 mV (two photons).  This increases to ≈  50 % for a 4-
photon pulse, which can be understood from observation of the pulse profiles of Figure 5-20.  
It can be seen that the sampled amplitude fraction after two or more crossings is negligible.  The 
Figure 5-30 Pulse amplitude versus pulse remainder for t∆ = 25-125 ns. 


































Beetle1.2MA0 does offer some external fine-tuning of this remainder, but at the expense of an 
increase in overshoot.  Pulse overshoot is observed in Figure 5-30 where the sampled voltage 
goes negative for the times ≥∆t 25 ns. 
The optimal CR time constant, and threshold hold setting, for operating the BeetleMA in 
the binary mode requires further studies.  Another constraint on the optimal CR time is the 
effects of channel occupancy, discussed in the following section. 
Channel occupancy 
Channel occupancy is expected to be a maximum of 10 % for the RICH detectors, in the 
inner most region of RICH-1.  For the electronics this means that on average there will be a 
~300 ke- input signal at 250 ns intervals.  To take into account fluctuations in the channel 
occupancy and MAPMT gain variation, the Beetle1.2MA0 is designed to accept a minimum 
~900 ke- at a rate of 125 ns without being degraded by pile-up effects.  Consideration must also 
be given to the effects of charged particles traversing the MAPMT, causing large numbers (~10) 
of photons to be produced in the quartz window. 
Figure 5-31 Simulated vOUT (mV) of the CSA for a regularised 10 % channel occupancy.  
τ 1




  For the Beetle1.2MA0, the occupancy is limited by the time constant of the feedback 
capacitor and the active feedback resistor of the CSA, Cfb and Rfb in Figure 5-7.  As Rfb is a FET 
device and is accessible via the I2C interface, the resistance value can be readily chosen within 
limits.  The source connection of Rfb is connected to vOUT , and therefore VGS of the FET is 
dependent on vOUT.  As Rfb is a PMOS device, then the larger the small-signal amplitude vout is, 
the more Rfb is turned on and the smaller the value of its resistance becomes.  This gives the 
CSA the ability to recover quickly from a large input charge.  By simulating a 10 % uniformly-
spaced channel occupancy, the change in the time constant can be seen in Figure 5-31 which 
shows the output of the CSA, before the shaper.  The first output voltage pulse has a decay time 
constant τ1 followed by pulses all with a consistent decay time constant τ2; this is seen by the 
difference in their gradients.  In this case vOUT settles down to a ~250 ns recovery rate for a 10 
% occupancy.  
Ideally for large channel occupancy rates, the resistance of Rfb would be small.  The lower 
limit of Rfb is governed by the effects that the CSA recovery rate has on the shaper stage.  This is 
because the shaper stage is a differentiator and integrator, as shown in Figure 5-10.  Figure 5-32 
Figure 5-32  Simulation of the output voltage from the CSA and shaper. 
VOUT of Pre-amp








shows, on the same time base, the CSA output from Figure 5-31 and the output from the 
shaper.  It is observed that the shaper output has a long-term overshoot representing the 
negative gradient of the CSA due to the shaper differentiator.  This is not accumulative in the 
sense of pile-up, however a baseline shift will occur depending on the occupancy and average 
pulse-height.  The base-line will then find an average value, which in this case in a few mV 
greater than the shaper DC offset voltage of 1.046 V. 
To study the extreme case, Figure 5-33 shows vOUT at the CSA and shaper for single-
photons received at 100 % occupancy.  There is no degradation in pulse amplitude from the 
shaper, but a shift in the baseline of 30% of a single-photon response.  Although the shaper 
output suffers from overshoot, this can, in principle, be tuned out on a per-chip basis for 
channels that have regular and known occupancy rates.  Simulations have also been performed 
that show no degradation in vout for 5 photon signals being received at 50 % channel occupancy.  
In conclusion the performance of the Beetle1.2MA0 is not degraded under high occupancy 
rates. 
Figure 5-33 vout of the pre-amp and shaper for the extreme case of 100 % occupancy.  
VOUT of Pre-amp





5.4.3 Beetle1.2MA0 FE simulations 
Secondary effects such as channel cross-talk and time jitter were studied only in 
simulation.  The simulation test bed is shown in Figure 5-34.  Although not obvious from the 
schematic, there are three input channels, charge can be independently injected into any one of 
the three.  All components related to the front-end amplifier such as bias generators, current 
mirrors and current references have been added into the test bed.  The associated parasitic 
capacitances, from the components and layout, were all included.  To emulate the capacitance 
that would be present on the Beetle1.2MA0 due to the remaining 125 input channels, two 77 pF 
capacitors have been added in the simulation. 
To evaluate the cross-talk, the signal on the centre channel (channel 2) was simulated for 
all 64 combinations of 0, 0.3, 1.2 and 2.7 Me- on the three inputs; this represents 0, 1, 4 and 9 
photons respectively.  The results are shown in Figure 5-35 where the cross-talk can be seen as a 









very slight smearing of the traces.  The inset shows the measured peak signal values of channel 
2, for each input combination.  The curves are labelled as a function of the number of electrons 
injected on the adjacent channels, i.e. channel 1 and 3.  The measured peak signal values are 
used to give the linearity of channel 2 and, although barely visible, the aberrations due to signals 
on the adjacent channels.  As would be expected, the cross-talk distortion becomes increasingly 
worse the larger the injected charge on the adjacent channels becomes.  The linearity is 30 
mV/0.3 Me- with an RMS error of ±1.6 mV.  For the worst case, when both adjacent channels 
have a 9 photon response, while a single-photon response is observed on channel 2, the cross-
talk is 26 %.  This would only happen in the case of a charged particle directly traversing the 
photo cathode.  A more realistic case is when adjacent channels are responding to only one 
photon, this results in less than a 1% cross-talk seen on channel 2. 
Another effect of cross-talk is jitter or time walk at the sampling point.  Figure 5-36 a) 
shows the simulated response to one photon on channel 2 with the adjacent channels having 
charge injected between 0.3-2.7 Me-, 16 combinations in total.  The result is that the peak of the 
signal slightly moves in time.  For a binary system, which is an option with the Beetle1.2MA0, 
the time walk affects where to set the threshold; the higher the threshold setting the larger the 
time walk.  To evaluate this, the time was found at which each signal pulse in Figure 5-36 a) 




crossed 5, 30 and 80 % of 30 mV, which is the amplitude for a single-photon response.  Figure 
5-36 b) shows the results of the time walk as a function of the crossing point, for a number each 
of input combinations.  The curve colour scheme is the same as that used for Figure 5-35.  The 
plot in Figure 5-36 b) shows a worse-case spread of ~2ns for a threshold setting of 80 %.  
Realistically the average jitter would be less than 1 ns. 
5.5 Conclusions 
Consideration has been given to the most appropriate front-end amplifier for capturing 
photon signals from an MAPMT.  A study was undertaken to find the best approach for 
incorporating the new front-end into the architecture of the exiting Beetle ASIC by optimizing 
the gain performance of the amplifier.  The modifications have improved the performance of 
the front-end amplifier in relation to SNR, a reduction in the input impedance, and a faster rise 
and fall time from the output.   
The test-setup for evaluating the BeetleMA has been described and the measurement 
results given.  The output has a rise-time of 10 ns and ~30 % of the signal remaining after a 
further 25 ns after the peak, dependent on the value of the feedback resistance.  With a test-
pulse to represent the MAPMT signal, the output of both the front-end and pipeline readout 
remained linear up to 10x300 ke-.  With the MAPMT coupled to the input of the BeetleMA the 
single-photon response was 142 mV, with a SNR of 21.  Using measurements from the pipeline 






readout the spill-over of signal from one time bin to the next was evaluated.  Simulations were 
made of the occupancy and crosstalk effects and it was found that the BeetleMA has, in general 
a less than 1 % crosstalk and can operate up to an occupancy of 100 %.  
From the measured and simulated results it is concluded that the BeetleMA is a suitable chip for 






The RICH demonstrator readout system 
In November 2003, the final decision to adopt the Hybrid Photon Detector (HPD) as the 
RICH photon detector was taken. The HPD was chosen ahead of the Multi-Anode Photo-
Multiplier Tube (MAPMT), which had been the alternative option. To advance the HPD 
development, the author was heavily involved in the commissioning and testing of the proof-of-
principle HPD readout chain, and solely developed the precursor algorithms for the Level_1 
region.  In this regard, the demonstrator system described in this chapter was used to evaluate in 
the laboratory the complete readout scheme, from a single HPD readout chip to DAQ31.  As the 
development of the proof-of-principle readout chain started before the final detector choice had 
been made, the scheme was also made compatible with reading out the MAPMT with some 
minor hardware modification. 
In August 2003 the complete LHCb readout scheme was modified as part of a detector 
re-optimisation programme [TDR03opt].  This programme was necessary in order to reduce the 
amount of material (radiation lengths) in the detector and improve the efficiency of the Level_1 
trigger; the latter improvement led to a considerable increase in the data storage requirements at 
Level_1.  Consequently the Level_1 RICH detector electronics had to undergo a significant re-
design, which changed the architecture, modularity and components to be used.  Although this 
chapter describes the Level_1 electronics designed for the predecessor of the present system (i.e. 
pre-August 2003), the work presented here demonstrates the proof-of-principle on which the 
current system is based.   
The outline of this chapter is as follows. First an overview of the full demonstrator 
readout chain is given, followed by an explanation of the major differences between the present 
and predecessor (demonstrator) systems.  Next the major components of the demonstrator 
                                                 




system are described in detail, followed by a presentation of results and conclusions.  The reader 
should also refer to the description of the global electronics readout scheme presented in section 
1.3, as well as the system specifications.  
6.1 Overview of the RICH electronics demonstrator system 
 The first stage of the electronics readout system is the Pixel HPD, and a description is 
given here for completeness. The CERN/DEP-developed HPD [TP98], shown in Figure 6-1, 
has active elements which comprise a photo-cathode, electrostatic imaging system and an 
encapsulated 62.5x500 µm2 pixellated silicon detector.  The silicon detector is bump-bonded to a 
‘LHCBPIX1’ binary readout ASIC [LEB99], also encapsulated within the HPD vacuum 
envelope. The LHCBPIX1 chip OR’s groups of eight pixels, resulting in a 500x500 µm2 logical 
pixel size. The electrostatic imaging system of the HPD introduces a magnification factor of 
five, therefore giving an effective pixillation32 of 2.5x2.5 mm2 at the photo-cathode.  Although a 
full-speed HPD was not available for the system tests reported here, a 40 MHz LHCBPIX1 
readout chip was used to generate the input data. 
                                                 
32 The effective pixel size was designed to meet the photon spatial measurement resolution required. 




Figure 6-2 shows the modular conception of the demonstrator readout system.  There are 
two basic electronics prototypes, the ‘on-detector’ Level_0 board and the ‘off-detector’ Level_1 
board, connected via a 100m optical link.  
Central to the Level_0 board is the Pixel INTerface (PINT) chip.  The PINT provides the 
synchronisation and communication for the CERN-developed TTCrx, PILOT, and GOL chips, 
the latter used for optical data transmission [GOL01].  It also communicates to the 
Experimental Control System (ECS) using the JTAG protocol.  A Spartan XLINX FPGA is 
used to implement the PINT logic (although an antifuse ACTEL AX1000 FPGA device will be 
used in the final system). The TTCrx provides clock, trigger, reset and fast control distribution; 
the PILOT ASIC is used for voltage-biasing of the LHCBPIX1 chip. The GOL serialises data 
from the PINT and drives Vertical Cavity Surface Emitting Laser (VCSEL) devices [VCSEL].  
The VCSELs optically transmit at 800Mbit/s over 100 m of multimode fibre to the Level_1 
board. The transmission speed from Level_0 to Level_1 is 900 ns, which is compatible with the 
global electronics specification (described in section 1.3.1).     
The Level_1 module has two regions, shown in Figure 6-2, namely the buffer and 
derandomiser.  The buffer region is able to receive 2 fibres from a single Level_0 board.  The 
data are received by a HDMP-1034 optical de-serialiser component; one component services 
one pair of fibres.  Under the control of FPGA-1, the event-blocks are checked for correct 
bunch crossing identification (BID) and transmission.  Any subsequent errors found in the 
Figure 6-2 Block diagram of the demonstrator-system concept for HPD readout.  The blue lines 

















































event-block or in the FPGA-1 built-in-logic-observer (BILBO) are appended to the side of the 
event-block as an extra column; the ECS is also notified of an error occurrence via FPGA-2.  
The event-block, now 18x36 bits, is sent to the buffer region QDR33 SRAM at a DDR rate of 40 
MHz and stored there for the duration of the Level_1 trigger latency.  The ECS interface and 
TTCrx are used in the same way as for the Level_0 board but further demands are made of the 
TTCrx with the full use of the channel-B (see the TTCrx section in 1.3.1) to receive Level_1 
triggers and user commands.  On a Level_1 trigger accept, the event-blocks are transferred to 
the de-randomiser QDR SRAMs at a DDR rate for temporary storage.   Under the control of 
FPGA-2, data are then released from the derandomiser QDR, at a 40 MHz DDR rate, to 
FPGA-2 where they are formatted into 32 bit-wide words so as to be read out by the DAQ.  
FPGA-2 can perform different functions on the event-block such as zero-suppression, further 
error checking and some local error correction.  All communication between the ECS and the 
Readout Supervisor (RS) is achieved through FPGA-2.  
6.2 Consequences of detector re-optimisation 
The re-optimisation of the trigger [TDRtrig] resulted in a major change to the Level_1 
electronics scheme.  The Level_1 trigger reject capability was improved by introducing a small 
magnetic field (~100 kGcm) in the region between the VELO and RICH-1.  This enables a 
coarse momentum measurement at Level_1, but involves a longer processing time, hence 
increased latency.  As a result, the Level_1 global electronic specifications (c.f. section 1.3.1) are 
now based on using QDR and DDR RAM which can have any part of their memory directly 
accessed in any order.  This contrasts with the earlier specifications which were based on 
standard FIFO memory which does not have direct memory access.  In addition, the Level_1 
latency was increased from 2 to 52 ms.  This increase has a significant effect on the RICH 
Level_1 electronics as the already significant buffer size of ~40 Gbits had to be increased by a 
factor of 26.  Although the Level_1 demonstration scheme described in this chapter was 
designed for the FIFO memory-type specifications, the memory used was QDR with direct 
                                                 
33 DDR (double data rate) is when data are transferred on both the rising and falling clock edges.  QDR (quad data rate) is when 




memory access.  The main advantage of this memory is that the QDR can read and write to the 
memory within one LHCb clock period of 25 ns, thus removing any complex timing issues 
related to priority between read or write commands.  Due to the fact that QDR memory has 
been used, the Level_1 demonstrator architecture can meet all the specifications of the new re-
optimised scheme.  However, incorporating an increased number of QDRs to meet the 
increased buffer size would make this design, in its detail, cost prohibitive. 
In addition to the differences in the Level_1 architecture described above, the 
demonstrator system also differs in a number of significant aspects from the new baseline 
system:   
• The prototype Level_0 board uses a non radiation hard Xilinx FPGA as this 
offers multiple re-programming capabilities.  This is in contrast to the ACTEL 
anti-fuse device to be used in the final system which is expensive and can be 
programmed only once. 
• The PILOT ASIC chip used for external biasing of the LHCBPIX1 chip was not 
available, so commercial off the shelf (COT) DACs have been used.    
• The physical size of the hardware is considerably larger for testing purposes. 
• The optical transmission is Glink rather than Gigabit Ethanet which will be used 
in the final system. This means the speed of optical transmission in the 
demonstrator system is 800Mbits/s as opposed to 1.6Gbits/s. 
• The Level_1 receives only two fibres.  It will receive 48 fibres in the final system. 
• The FPGA multiplexes data into the QDR at a DDR of 40 MHz.  This allows 
easy use of a four-burst QDR device (see later for the description) when 




• The Level_1 to DAQ-PC uses a readily available and simple CERN-developed 
optical Gbit Link which is based on an S-Link specification, also a CERN 
development [BRA00].    
• The ECS interface protocol is not adopted.  Instead a PC and a PM3705 JTAG 
interface from JTAG Technologies is used.  
6.3 The readout system demonstrator 
In this section the components of the demonstrator system are described in detail. Figure 
6-3 shows the demonstrator readout scheme and data flow for a single HPD.  The Level_0 
incorporates the PINT, HPD, GOLs and VCSELs, and the Level_1 incorporates the fibre-optic 
receivers (HDMP-1034), FPGAs, QDRs and S-link.  Both hardware regions use the TTCrx for 
clock and trigger distribution.  For the demonstrator system the TTCrx is controlled locally with 
the CERN interface modules TTCvi and TTCvx [TTCstat] and a PC, these are not described 
within this thesis. 

























Fibre.For proof of principle the PInt is a 














Figure 6-4 shows the demonstrator Level_0 board.  The board size is 28x14 cm2 and along 
the front edge are two pin connectors to receive data from a single HPD.  The TTCrx plugs into 
the back of the board, not shown here.  Components a) are the power-supply regulators and 
associated circuitry, b) the GOLs and VSCELs, c) the DACs for LHCBPIX1 biasing and d) is 
the Xilinx FPGA.  These units, together with the data transmission protocol, are now explained. 
The PINT Xilinx FPGA chip 
Figure 6-5 shows the block diagram of the PINT and its supporting blocks.  The PINT 
translates all incoming signals to the LHCBPIX1 chip I/O standard of GTL and outgoing 
signals to CMOS by internal I/O configuration banks.  It generates all of the required 
LHCBPIX1 test-pulse signals.  Different PINT operation modes can be selected through the 
JTAG interface.  The two external DACs needed for setting the LHCBPIX1 bias voltages and 
currents are configured from the PINT and its JTAG interface.  In order to use the JTAG 
a) b)
d)c)




protocol within the PINT, a JTAG test access port (TAP) has been written in VHDL34 and 
imbedded within the core logic.  The TAP controller is a 16-state finite state machine (FSM) that 
responds to the control sequences supplied from the PM3705. The TTCrx bunch-crossing clock 
of 40 MHz is used to synchronise the PINT with the LHCBPIX1 and GOL chips. 
As mentioned previously, for the final system, the PINT algorithms will be ported into an 
anti-fuse radiation-tolerant AX 1000 FPGA 896 BGA35 from the ACTEL Axcelerator family.  
This FPGA uses a 0.15 µm process, has seven-layers of metal, ~1M system gates and ~4 
thousand flip-flops.  As the AX 1000 is an anti-fuse device, the registers to hold the 
configuration are themselves configured by electrically building an internal link between the gate 
of a flip-flop and a control voltage.  Once configured the device is not re-programmable.  These 
anti-fuse nodes are not susceptible to the radiation levels found in the LHCb RICH detectors.  
The flip-flops used for the core logic must have different voltage stimuli applied to their gates 
and are therefore not anti-fuse devices.  To protect the core logic against SEU, triple redundant 
logic is used, described in section 3.4.2.  In the demonstrator, a Spartan XLINX FPGA replaces 
the ACTEL, for the reasons already discussed, but the triple logic philosophy is fully adopted. 
                                                 
34 Very high speed integrated circuit Hardware Description Language. 











































Data format and transmission protocol  
Data arriving from the LHCBPIX1 chip are of binary format i.e. a binary ‘1’ for a hit 
pixel. On a Level_0 trigger accept, 32x32 pixels are read out into the PINT chip where the data 
are formatted into event-blocks.  The size and format of these event-blocks are determined by 
the GOL protocol, discussed in the next subsection.  Figure 6-6 shows a representation of the 
event-block transmitted down a single fibre after having being formatted by the PINT chip.  A 
discussion of the format follows.  
   The PINT splits the 32-column-wide incoming data block from the LHCBPIX1 chip into 
two blocks of 16x32 bits per HPD.  Each 16-bit wide data block then has transmission 
information added, bringing the block size to 17x36, and this is the event-block in this context.  
In the Glink protocol, the first and last words of the event are control (Cntrl) words.  The data 
width within a Cntrl word is restricted to 14 bits.  The event block is constructed as follows: 
• A header is added as the 1st event-block word (first Cntrl word), which comprises the 
bunch crossing identification (BID).   
• A following event word is added that contains any error conditions that the PINT chip 
may have identified (L0 FLAGS). These are either internal PINT logic errors, or errors 
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• A block has each row parity-checked and the result is added as a 17th row parity bit.   
• A column parity check is added as a 35th event-block word.   
• A Hamming-code is added as a 36th event-block word (last Cntl word).   
This brings the total data transmission from PINT to GOLs for every Level_0 trigger accept to 
17x36x2 bits per HPD (17 bit wide word, 36 words deep data event and 2 channels for each 
HPD). 
Ideally each Cntl word that is transmitted from the Level_0 should have within it, a data 
word that is predictable and recognisable by the Level_1 logic for synchronicity checks.  The 12-
bit BID from channel A of the TTCrx36 is common to both Level_0 and Level_1 regions and 
therefore is a good option.  By checking that the BID arriving at the Level_1 is a correct control 
word, then a misalignment of event-block data, or a loss of clock, or a wrong event-block sent, 
can all be detected and action taken.  On receiving the BID, the Level_1 logic checks that no 
event words are missing between the start and end control words by incrementing a counter and 
checking that 36 words have been received. 
The GOL and HDMP-1034 
The GOL [GOL01] chip is a radiation hard, SEU tolerant, multi-protocol high-speed 
serial transmitter developed at CERN.  One such protocol is suitable for use with the Hewlett 
Packard HDMP-1034 de-serialiser receiver chip. 
The GOL transmitting and HDMP-1034 receiving devices are used in the ‘17-bit Glink’ 
protocol mode, the 17th bit, known as a flag bit, being used as a parity flag.  The event-block is 
transferred serially, a row at a time, plus transmission protocol.  The transmission rate is 20 bits 
in 25 ns (800 Mbits/s), 16 of which are data and the remaining 4 are overhead bits for encoding.  
                                                 




In hardware the GOL and HDMP-1034 have various configuration pins; 16 user data pins, a 
flag pin, two pins for marking words as either control, data or idle words and a force_ff0 pin.  
With the force_ff0 pin set to ‘1’, idle words consisting of  ff0 are sent in periods when no event-
blocks are sent so that the transmitting and receiving devices can remain locked to each other 
(the clock for the receiver is recovered from transmission data). 
Optical fibre transmission 
The serialised data from the GOLs are converted to optical signals using VCSEL devices.  
VCSELs emit light perpendicularly to their p-n junctions. High output luminosity, focusing, and 
large spectral width allows for easy coupling to multimode fibres. The wavelengths of these 
devices are generally 650 nm, 850 nm or 1300 nm [HP] and the output power is typically 5 mW. 
VCSEL arrays can be easily incorporated into single ICs, which allow for a much more compact 
multiple fibre package. The VCSELs have been proven to be very robust in terms of radiation 
and magnetic-field tolerance.  At the receiving end the optical signal is converted back to an 
electrical signal using the Stratos M2R-25-4-1-TL pin-diode receiver and amplifier packages.  
Two GOLs and one VCSEL package are used for transmission over two multi-mode fibres. 
Transmission errors 
Example of transmission errors can be a missing clock, an inversion of a data bit, or a loss of 
event-block synchronisation.  These errors can be detected and a correction mechanism used for 
repair.  The detection and repair methods used will depend on the number of errors that need to 
be corrected per second, the time taken to detect and repair, and the overhead in logic density to 
implement such a mechanism.  One method is to perform a reset of all the electronics, but this 
should be kept to a minimum of occurrences, as several hundreds of thousands of events will be 
lost during the reset period. Another option, which is used in this case, is to make full use of the 
allowable readout time from Level_0 to Level_1 i.e. 900 ns per event [CHR01_L0].  The data 
block from the LHCBPIX1 chip is 32 words deep and is transferred off the LHCBPIX1 chip in 
800 ns. This allows four extra words that contain error-checking information to be added to the 




detection and correction codes that can then be used for diagnostic purposes further 
downstream.   
Each data block has its row and columns evaluated with a parity and Hamming scheme.  The 
results of both are transmitted, along with the data block, to the Level_1 receiver.  The parity 
and Hamming-codes of a data block received at the Level_1 are evaluated with the same two 
schemes, and the results compared to those sent with the data block.  A discrepancy between 
the two results indicates a transmission error.  The parity and Hamming schemes are now 
described. 
For parity, the bits of a row or column are taken through a tree of eXclusive-OR (XOR) gates 
so as to generate a parity bit ‘1’ only if there are an odd number of ones in the input.  By taking 
the XOR of both row and column, a parity grid is generated.  This parity grid is compared at the 
receiving end where it is translated into an error grid, thus allowing the correction of single 
errors.  Double errors are identifiable but not necessarily correctable; this depends on the 
positions of errors within a block.  Triple errors are not recognisable or correctable.  The parity 
generation for columns requires storage of a running parity over 32 clock cycles, which can also 
suffer from SEUs.  An error in the parity flags results in false error detection, which is 
impossible to distinguish or correct.  Studies have shown that a Hamming-code is more robust 
in terms of reducing these false errors, whilst not so good at being able to correct real errors, 
while the opposite is true for parity checking.  Therefore the use of both Hamming and Parity is 
used.  
 The Hamming-code uses a given polynomial of the Nth power, N+1 bits, by which the 
data stream is modulo-2 divided.  There is no carry operation between places, i.e. each place is 
computed separately, which makes the division simpler.  The quotient is disregarded and the 
remainder of N bits is appended to the data stream.  When the data with the appended 
remainder are divided by the same polynomial, the remainder should be zero if no errors 
occurred.  The Hamming-code can be applied to the full event-block, as it is the last word to be 
appended.  One suitable polynomial for the Level_0 to Level_1 transmission is 




for Hamming coding is simple and compact.  For full checking of an event-block, an 11-bit shift 
register and five ‘OR’ gates are required.  The PINT and FPGA-1 of Level_1 both use exactly 
the same Hamming-code algorithms to ensure compatibility.  
6.3.2 Level_1 
In the LHCb experiment, the Level_1 electronics will be situated in the counting room in 
a non-radiation and non-magnetic field region, about 100 m away from the Level_0 area.  The 
counting room can be considered as an electronically ‘friendly’ environment and therefore 
standard COTs components can be used. This has the advantage of availability, ease of 
maintenance, and cost effectiveness.  There are a broad range of products, and the use of SRAM 
FPGA devices is allowed. Error checking, error correction and self-test algorithms are built into 
the Level_1 electronics to ensure that synchronisation is not lost and corrupt data are not being 
transmitted either to, or from, the Level_1 region. 











 Figure 6-7 a) shows the demonstrator Level_1 board.  The board size is 23x17 cm2.  The 
board can connect into a VME crate for power or use external supplies.  The FPGAs are close 
to the QDR memories to optimise speed performance.  Figure 6-7 b) shows the Level_0 fibre-
optic receiver, TTCrx and S-Link interface boards that plug onto the face of the Level_1 board.  
A detailed description of the Level_1 and plug-in boards is now described.  The TTCrx plug-in 
board has already been described in section 1.3.1.   
Plug-in interface boards 
The Level_1 receiver accepts two multimode optical fibres into a M2R-25-4-1-TL device, 
which contains two pin-diodes and amplifiers.  The data are de-serialised using two Hewlett 
Packard HDMP1034 devices, one per channel.  Figure 6-8 shows a block diagram of a single 
data channel.  The synchronisation between the Level_1 receiver board and the Level_1 mother 
board is maintained by the signals RxReady, RxCntl and RxData.  The timing relationships are 
shown in Figure 6-9.  RxReady is a flag from the de-serialiser and gives a logic ‘1’ when the 

















































RxData flag is a logic ‘1’ for event data transmission or a logic ‘0’ for idle-word data 
transmission.  RxCntl is the flag used to mark control words in the event data block. 
 The Slink TX card, seen in Figure 6-7b), is part of a readily available CERN-developed 
optical Gbit Link, which is based on an S-Link specification.  The S-Link is a CERN 
specification for an easy-to-use FIFO-like data link that connects front-end to readout at any 
stage in a data-flow environment [BRA00].  It is used here to send the event-blocks over an 
optical fibre to a CERN-developed PCI receiver card named ‘FLIC’ where the data can then be 
written to disk on a PC.  The readout speed of this system is a maximum of 20 MHz.  FPGA-2 
formats and controls the data-flow for the S-link card.  
QDR SRAM 
The MT54V512H18EF QDR SRAMs were provided by Micron.  A single package is a 
13x15 mm2 BGA with a 1 mm pitch.  This device has a total memory bank of 9 Mbits given in 
blocks of 128k words and can therefore store up to ~7k events from one HPD pending the 
Level_1 trigger decision. The QDR architecture is shown in Figure 6-10.  The key features and 
maximum operating rates of the device are as follows: 
• 9-Mbit Quad Data Rate Static RAM (upgradeable to 64-Mb).  
• Manufacturers: Cypress, IDT, Micron and NEC. 
• Separate independent read and write data ports support concurrent operations. 
Figure 6-9 Timing relationship between RxData, RxCntl and RxReady. 









• 4-word burst for reducing addressing frequency. 
• 167 MHz clock frequency (333 MHz data rate). 
• Upgradeable clock frequency to 250 MHz (500 MHz data rate). 
 Data can be read in and read out of the QDR SRAM on the same clock edge in bursts of 
four data words.  The four-burst devices require only one write address to be generated to store 
four 18-bit words. The same is also true for reading from memory i.e. one read address releases 
a burst of four data words.  This therefore means that for the demonstrator scheme, addresses 
are generated at a rate of 20 MHz while the data are being transferred at 80 MHz i.e. 40 MHz 
DDR. This allows a data word from each of the two receivers to be stored in 25 ns.   
Figure 6-11 shows an example timing diagram for storing and retrieving four data words 
to the arbitrary memory location of address 3.  On the rising edge of the k-clock, the memory 
address on the address bus (SA) and the write pointer signal ( wps ), are latched into the chip.  
On the following rising edge of the k-clock the first of the received data words are clocked into 
the memory location.  The three remaining words are written to memory on the following 3 k-
Figure 6-10 Block diagram of QDR SRAM.
Memory/fibre 
can store upto 
3.5K events
Memory block of 
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clock edges.  For a read sequence, the memory location to be read from, again on the SA bus, 
and the read control signal rps  are latched into the chip on the rising edge of the k-clock.  The 
four words in memory are then clocked out on each of the k-clock edges starting with the rising 
edge. 
 As the data from the receivers are in 17-bit wide words and the QDR accepts 18-bit 
words, the remaining 1x36 bits of the memory are used for error flagging and data validation in 
the Level_1 buffer stage.  The 1x36 bit error word is appended onto the side of an event.  
6.3.3 Level_1 buffer 
FPGA-1 is a low-cost Xilinx Spartan-II XC2S200 FG456 FPGA and is used as the buffer 
controller chip. The device offers 284 input/output pins (I/Os) and access frequencies of 200 
MHz, internal clock speeds of 333 MHz, 1176 control logic blocks37 (CLB) and 5292 logic cells.  
The chip has four imbedded Delay Lock Loops (DLL) that can be used for clock management, 
for example clock multiplication, division, and phase shifting. The Spartan-II is programmable 
directly by JTAG or PROM. 
                                                 
37 CLBs are imbedded blocks containing a number of logic functions such as AND and OR, along with multiplexers, shift 
registers and flip-flops. 
Figure 6-11  Timing diagram for writing and reading data to memory address 3 of the QDR.  Read 
and write occur simultaneously. 
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In order to take full advantage of the QDR four-burst memory access, four input 
channels will be multiplexed into one QDR, instead of two channels as is the case for the 
demonstrator.  To multiplex four input channels requires the QDR write and read speed to be 
160 MHz i.e. 80 MHz DDR, compared to 40 MHz DDR in the case of the demonstrator.  For 
this reason the FPGA-1 algorithm and QDR interface were designed to operate in two modes: 
the four-channel and demonstration mode.  The demonstration mode simply selects the internal 
system clock to run at half speed of that of the four-channel mode and disables two input 
channels; both modes of operation have been tested in hardware.  Below describes the four-
channel 80 MHz DDR mode of operation.   
Figure 6-12 shows the general architectural scheme with the support blocks for the 
FPGA-1 chip.  Four fibre-optic input channels are multiplexed to one QDR.  All four of the 
available DLLs are used in a cascaded way within the clock block.  The first DLL is used to 
distribute the 40 MHz input clock within the chip.  The output of this DLL is the input to the 
next DLL in the chain, the output of which is a doubling of the 40 MHz clock.  This 80 MHz 
clock is required for the QDR k-clocks.  A further DLL is used to introduce phase shifts to the 
80 MHz clocks of 90o and 270o.  The 90o phase shift is used for clocking the event data out to 
the QDR while the 270o shift is for clocking the wps  and write pointer signal ( rps ) off chip.  
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The timing for moving data blocks through the Spartan chip is critical.  For example, a 
data block cannot always be routed directly from the chip input pins to the chip output pins.  
Instead it is routed through internal CLBs and flip-flops that can add delays of up to several 
nano-seconds.  In this case each bit of the data-block can suffer different time delays and 
therefore cause a misalignment.  Two ways in which to keep the data aligned and prevent 
metastable38 states is to use the flip-flops that are available within the Spartan I/O blocks and to 
use pipelining techniques.  These two methods are now described. 
• Each of the I/O pins around the Spartan chip have some locally built in logic 
including a flip-flop.  By assigning, within the VHDL code, a clocked one-bit 
register to each of the incoming, or outgoing data-bus lines, the I/O flip-flops can 
be forced into use.  These input registers are shown as the ‘sync data’ block in 
Figure 6-12, the output registers and I/O pads are not shown.  This has the effect 
of re-synchronising input data to the internal clock regardless of the physical 
location of the I/O pin used.   
• Pipelining is a method of reducing the size of synchronous logic cells, the size of 
which is determined by the automatic physical device placement tool that is used 
to layout the internal architecture of the chip.  The size of a synchronous logic cell 
is defined by how many CLBs are utilised between two synchronous registers i.e. 
the input register to a group of CLBs to the output register from that group of 
CLBs.  By placing several one-bit deep clocked registers with the same width of 
the data-bus in the data path, the number of CLB blocks between registers can be 
reduced.  The size of the synchronous cell should be such that the time for the 
data to pass through the CLBs to the next register is less than the sum of delays 
and set-up and hold times within the cell.  For Figure 6-12 the five pipeline 
registers are depicted as one block in the diagram. 
                                                 




Referring to Figure 6-12, while the event data are passing through the pipeline, the FIFO-
stored BID from the Level_1 TTCrx is compared to the BID control word of the event data.  
The 1-bit result, along with any other error flags generated by FPGA-1, is formatted into a 1x36 
bit word by the ‘Error_Gen’ block and is serially fed back into the pipeline to be appended as 
the 18th bit word of the event-block.  FPGA-1 carries out many internal error checks.  In 
particular it checks the event-block for size, parity and Hamming-code.  The Op-mode block is 
configurable by JTAG and puts FPGA-1 into several different operational modes.  Most of the 
modes are for self testing by generating pseudo event blocks.   
The QDR read and write addresses are generated by two independent counters under the 
control of the L1/L0-Data-Control unit.  This unit also generates control signals for the QDR 
memory chip.  The control logic is built around two state machines, a write machine shown in 
Figure 6-13 and a read machine, which is very similar in operation but receives different hand-
shaking signals.  The state machines ensure the correct timing of the QDR signals and address 
generation.  These are implemented using the so-called ‘one hot’ method, which uses one flip-
flop output for each state.  By taking the appropriate logic function of these state outputs 
ensures that only one state will ever be active at any one time.  A state is represented by the 
circles in Figure 6-13, the movement between each state is determined by the blue boxes and the 
actions to be taken at each state are shown next to the states.  If there is a choice to move to one 
of two available states the priority is given by the number given in the smaller circles, 1 being the 
highest priority.  The ‘one hot’ method has the advantage of ease of design and clarity of circuit 
operation as the inputs to the state flip-flops directly describe the condition in which that state 
can be entered.  Further to this, it is compact in size for designs with less than ~9 states as the 
decoding for each state is still quite small.  Above 9 states, the decoding logic becomes 
disproportionate to the logic that is being implemented.  The operation of the write state 




 For the state machine to make a next state decision and have enough time to multiplex 
four fibres, the state machine master clock operates at 160 MHz.  The state machine sits in the 
idle state until there is logic ‘1’ of both the k-clock and GET_DATA, which is the logic AND of 
the RxCntl and RxReady signals (refer to Figure 6-9).  It then moves to the address state.  This 
state releases the wps  signal and the data from the write counter.  The following state, WR_D1, 
sets the multiplexer to output the event data received on the first of four fibres.  The state 
machine is held in the WR_D1 state until the machine is synchronised to the rising edge of the 
k-clock at which point the state machine moves through each of the remaining states, 
multiplexing the remaining three event-blocks as it goes. Every time the write machine is 
activated, the wrap-around write counter is incremented by 1.  The state ‘address2’ and 
‘continue’ line are used to prevent the state machine going back to the idle state in the case 
where there has been a consecutive Level_0 trigger and incoming data are continuous between 
received events.   




As stated earlier, the read state machine is similar in operation, but on receipt of a Level_1 
trigger the read machine is activated and cycles 36 times consecutively.  In the case of a Level_1 
trigger reject the state machine multiplexes the event-blocks out but does not release the rps  
signal to the QDR.  Logic has been incorporated into the design to ensure the read and write 
pointer cannot overtake each other.   
Figure 6-14 shows a simulation of test data flow to and from the QDR for the 
demonstrator system.  Here event data arrive on two fibres and the internal clocks are running at 
half speed, i.e. the k-clock is 40 MHz.  The FPGA-1 chip has been set to a test mode where 
after receiving the first internally generated event word, an automated self-generated Level_1 
trigger accept is asserted 9 k-clocks later.  Shown in the figure is the cursor which is positioned 
at the beginning of a write sequence.  With the rising edge of k-clock and wps  set to ’0’ the 
write address is taken from the input port SA, the address is 1 in this case.  On the following 
rising edge of the k-clock the first data word from the event-block (fibre #1) is stored to 
memory.  This is an arbitrary header word, 21FFF.  On the next falling edge of the k-clock the 
header word, also 21FFF, from the second event-block (fibre #2) is stored.  The remaining 35 
words in each of the two event data blocks are then stored on every k-clock edge with wps =’0’ 
every time a new write memory address is required.  After the automated Level_1 trigger accept 




has been asserted, rps  is set to ’0’ and the read address is taken from SA.  In this case the 
address is 1 so as to read out the last event-block stored.  The first BID is read out on the 
following k-clock rising edge, the second on the next falling edge.  The remaining data words 
from the two event-blocks are then read out on each k-clock transition.  With the rps  and read 
address on SA being asserted every other rising k-clock edge, the device can read and write 
event-blocks at the same time. 
6.3.4 Delay Lock Loop (DLL) 
The Level_1 FPGA-1 takes advantage of the Xilinx internal DLLs to multiply the TTCrx 
40 MHz output clock signal by a factor of 2 and 4, for use internally and externally to the 
FPGA.  The DLL also adjusts the phase of the internally generated 80 MHz clocks by 90o and 
270o.  To ensure that the TTCrx output clock signal is compatible with the DLL input 
requirements, and to find how the DLL responds to a corrupted input clock, the following 
studies were undertaken to investigate: 
• Whether the lock signal39 responds to missing input clock pulses. 
• How a DLL x2 output responds to a missing input clock pulse. 
• Whether the DLL can tolerate jitter from a TTCrx output clock signal.   
Two types of jitter were considered.  Cycle-to-cycle jitter is measured from one clock edge 
to the next, whereas the long-term jitter of a clock is measured with respect to some stable clock 
of the same frequency.  Jitter measurements were obtained by using a Lecroy oscilloscope with a 
2Gs/s sampling rate.  The Lecroy uses its internal clock for a timing reference so as to log the 
input signal voltage level at each sample.  On the transition of a user set voltage level the 
oscilloscope uses the logged voltage levels to extrapolate a time of transition.  In this way the 
                                                 




oscilloscope is able to make timing measurements between rising edges of an input signal to 
within a 10 ps accuracy.   
The DLL within the Xilinx Spartan FPGA can tolerate a maximum cycle-to-cycle jitter of 
+/-300 ps at its input.  The DLL tolerance to the long-term jitter was not stated by the 
manufacturer.  The TTCrx used for the demonstrator to generate the DLL input is a Version-3 
chip and was found by measuring its output clock signal, to have a cycle-to-cycle jitter of +/-290 
ps and to have a long-term output clock jitter (or drift) of 400 ps.  The histogram of the cycle-
to-cycle and long-term jitter measured at the TTCrx output is shown in Figure 6-15 a) and b), 
respectively.  The problem of the two discrete jitter peaks seen in the cycle-to-cycle jitter 
distribution is caused by the internal chip cross-talk when having data traffic on both channel A 
and B of the TTCrx at the same time.  This problem has been eliminated in the new version of 
the chip with the second peak being removed, hence halving the jitter value.  Without this 
improvement the TTCrx is only just within the DLL jitter input tolerance of +/-300 ps, which 
does not give enough margin for use within the experiment.  However, no detrimental effects 
were observed at the x2 output clock from the DLL with the Version-3 TTCrx clock connected 
a) b)




to its input.  The cycle-to-cycle and long term jitter measurements taken at the output of the 
DLL x2 show that there is a maximum 35 ps jitter when using the clock from the TTCrx input. 
To measure the effects on the DLL lock signal and x2 clock output in the case of missing 
input clock pulses, a pattern generator was used to generate a vector of input clock pulses.  In 
this way one or more of the clock pulses could be removed from the vector.  Measurements of 
changes in the lock signal showed that it takes 100 µs to lose the lock signal after the clock 
pulses are turned off, i.e. no system clock or an irregular 14 out of 16 input clock pulses can be 
missing before the out of lock signal is given.  The x2 output responded to missing input pulses 
by a doubling in missing output pulses.  From this it can be concluded that the DLL will pass on 
missing clock pulses and that the lock signal does not recognise this condition.  Therefore the 
lock signal can be used for indicating that the DLL has locked-on but not for loss of lock. 
To port VHDL algorithms into an FPGA, the Xilinx designer software is used.  The 
software first translates the VHDL into a net list of components and interconnect wires (the net 
list file can be viewed like a schematic drawing).  If requested to do so, the software will then 
automatically take each component and interconnect, and find a physical placement within the 
FPGA hardware.  However, the DLLs cannot be automatically placed when using more than 2 
DLLs within a FPGA chip.  There was also a need to maximise the speed performance of the 










done by hand and not left to the automated router.  This is achieved by anchoring the group of 
cells shown in the white boxes of Figure 6-16 and then allowing the automatic router to finish 
off the rest of the layout.  Although the layout of Figure 6-16 looks sparsely populated, with 
only ~60 % of the chip resources having been utilised, this does have the advantages of 
flexibility in I/O selection and space for fast routing. 
6.3.5 FPGA-2 
 A Xilinx Spartan II XC2S200 FG456 FPGA is also used for FPGA-2 of the 
derandomiser area of Figure 6-2.  For the present testing of the readout chain, FPGA-2 is only 
used to interface to the S-Link, and serves the following functions: 
• Accepts event-blocks from the QDR memory at a data rate of 40 MHz DDR. 
• Strips the 17th bit (parity) and 18th bit (error code) from the event-block and 
formats them into end words.   
• Concatenates the two, now 16 bit-wide event-blocks, into a 32 bit-wide word so 
as to match the S-Link data-bus width. 
• Generates all the necessary control and clock signals for the S-Link. 
•  Clocks out the 32-bit wide data block to the S-Link at 20 MHz. 
6.3.6 System tests 
The full demonstrator readout system, described in the previous sections, was tested using 
a stand-alone LHCBPIX1 chip as an input (an HPD was not available at the time of the test).  
The LHCBPIX1 chip offers a charge-injection test pulse on each of the readout channels to 
emulate the charge pulse from an HPD.  Due to hardware problems associated with the S-Link 
and also the need to release the DAQ system for debugging the next iteration of Level_0 board, 
the demonstrator test at the time was confined to making simple comparisons of the 




HPD and more robust DAQ system were to follow, but with a revised set of hardware 
elements.  These tests will be briefly summarised in the next section. 
Figure 6-17 shows an example of a screen dump of a) the input data written into the 
LHCBPIX1 and b) the data read out through the S-Link/FLIC.  A simple bit pattern was input 
into the LHCBPIX1 chip; the 32x32 pixel array in this case has all the pixels in column 13 
selected for test-pulse injection.  The event data were then processed through the Level_0 and 
Level_1 systems, and written to the PC hard disk.  The BID number and error code are 
displayed on-screen, along with any non-zero event bits.  Figure 6-17 b) shows the BID, 
hexadecimal a3 in this case, and error code hexadecimal 3, from two fibres.  As expected for 
correct data transmission, both fibres have the same BID and error code.  The error code gives 
information about the FIFO status in the PINT chip.  Also from Figure 6-17 b), it can be seen 
that the test-bits set in column 13 have been detected in all of the 32 event-data words. 
A number of important conclusions are drawn from these tests: 
• The PINT is fully operational with the LHCBPIX1, TTCrx, GOLs and VSCELs. 







• The PINT algorithms are functional.  Writing and reading to the LHCBPIX1 
chip is proven. 
• The BID is added correctly at Level_0 and is maintained throughout transmission 
to the PC. 
• The error flags, at both the Level_0 and Level_1, are added correctly and give the 
correct information. 
• Data are successfully sent from Level_0 to Level_1 via optical fibre at 800 Mb/s. 
• The Level_1 fibre-optic receiver card works correctly. 
• Both FPGA-1 and 2 are functional with TTCrx operation. 
• FPGA-1 can multiplex and store data into the buffer QDR. 
• FPGA-2 can interface to the de-randomiser QDR and interface to the Slink. 
6.4 Recent test beam results 
Following the successful operation of the first demonstrator system, further iterations of 
Level_0 and Level_1 boards have been designed to conform to final LHCb requirements.  The 
boards have been refined in terms of physical size, more compact design and doubling the data-
transmission speed, but in all other aspects the new system is fully compatible with the original 
demonstrator system.  The author has been fully involved in the development of the new system 
(with particular attention to the Level_0 region).  This work culminated in the successful readout 
of a single HPD in a test beam in October 2004 [PAT04]. 
Figure 6-18 shows the preliminary results of Cherenkov rings observed.  The plot shows 
hits from the Pixel HPD, integrated over many events.  Cherenkov rings resulting from the 




seen.  The left and right asymmetry clearly seen in Figure 6-18 is a result of the PINT double 
sampling the incoming data on some channels due to a timing issue.  With the double sampling 
accounted for a total of 1.01.9 ±  photons are observed per event, compared to 8.09.7 ±  
expected.  The results indicate the electronics readout system is operating at full efficiency and 
with low background.  
6.5 Summary 
 A complete demonstrator readout system, from LHCBPIX1 chip to DAQ, has been 
successfully developed and operated.   Error detection methods have been incorporated into 
both the Level_0 and Level_1 regions.  The Level_0 board can perform all the necessary data 
formatting, and operates successfully with the I/O interfaces.  Algorithms for the Level_1 
FPGAs have been written using VHDL, synthesised and downloaded using JTAG.  These 
algorithms have been tested at a modular and system level.  The Level_1 board can store 
incoming events at 40 MHz DDR, perform the necessary formatting for the S-Link and send 
data out to a PC on receipt of a Level_1 trigger.  The delay lock loops are compatible with 
TTCrx operation.  The optical link from Level_0 to Level_1 has been verified. 
 In summary, the demonstrator described here has provided a proof-of-principle and test-
bed for the final readout system of the LHCb RICH detectors. 
Figure 6-18  Cherenkov rings observed from 10 GeV/c pions in an N2 gas radiator.  The 






In this thesis, the LHCb detector, its global electronic scheme and triggering system have 
been introduced.  A description of the role in which the Ring Imaging CHerenkov (RICH) 
detectors play within LHCb, and the electronics readout requirements, have been given.  Two 
tiers of dedicated electronics, the Level_0 and Level_1 regions, which filter data into a farm of 
commodity processors making up the High Level Trigger (HLT), have been described.   
The following major contributions have been made by the author to the development of 
the LHCb experiment: 
• An evaluation of the Multi-Anode Photo-Multiplier Tube (MAPMT) as a 
candidate for the RICH photo-detectors. 
• The development and successful testing of a customized readout ASIC, the 
BeetleMA, which has been optimised for MAPMT readout.  
• The evaluation and implementation of the BeetleMA bias generator, the current 
and voltage DACs, and front-end amplifier. 
• The development and operation of a demonstrator of the full RICH readout 
system, focusing especially on the VHDL algorithms used for the Level_1 
electronics. 
A vital influence on the performance of the LHCb RICH detectors is the choice of 
suitable photo-detectors.  Both the MAPMT and Hybrid Photon Detector (HPD) have met the 
RICH requirements of spatial resolution and single-photon sensitivity. Both detectors require 
specialised radiation-hard ASIC chips that can capture and store the signals, while being fully 




The 12-dynode R5900-00-M64 H7546B MAPMT photon detector has been studied by 
the author.  The device has performed to the manufacturer’s specifications and is a suitable 
photon detector for the LHCb RICH detectors.  The relative efficiency for single photons 
converted at the MAPMT photo-cathode has been measured to be %374± , reduced from full 
efficiency by the focussing and gain structure of the device.  The author has demonstrated that 
the readout amplifier of the MAPMT must be able to accommodate a dynamic range of the 
input signal of 9 and give a SNR ratio of ~40 for a typical single-photon  response. 
Studies have been made on the most appropriate front-end amplifier for capturing photon 
signals from an MAPMT.  The best approach was found by incorporating a new front-end 
amplifier design into the architecture of the exiting Beetle ASIC by optimizing its gain 
performance.  The use of a deep-submicron process technology, with thin oxide and enclosed 
NMOS transistors, makes the BeetleMA tolerant to ionising radiation.  CMOS latch-up is 
suppressed by the use of guard rings.  Robustness against single event upset is achieved with 
triple-redundant logic.  
 The test setup for evaluating the BeetleMA has been described and the measurement 
results given.  The output has a rise-time of 10 ns and ~30 % of the signal remains after a 
further 25 ns after the peak, dependent on the value of the feedback resistance.  With a test-
pulse to represent the MAPMT signal, the output of both the front-end and pipeline readout 
remained linear up to 10 single photon signals i.e. ~3x106 electrons at the nominal operating 
voltage.  Simulations were made of the occupancy and crosstalk effects and it was found that the 
BeetleMA has, in general,  less than 1 % crosstalk and can operate up to an occupancy 
approaching 100%. From the measured and simulated results it was concluded that the 
BeetleMA, in analogue mode,  is a suitable chip for reading out the MAPMT. 
 A fully integrated bias generator that supplies all of the necessary current and voltage 
biasing for the BeetleMA chip has been designed, fabricated and tested.  The bias generator 
contains a current source, voltage V-DACs and current I-DACs. The 10-bit I-DACs use a 
binary-weighted current-source scheme with 1023 PMOS transistors.  The necessary voltage 




I-DACs measured is from 0.1 µA to 2.101 mA (with an LSB of 2 µA and a gain error of 2.6%). 
These values are very dependent on the supply voltage and temperature.  The differential and 
integrated non-linearity has been measured to be ± 0.5 LSB and ± 1 LSB, respectively.  This I-
DAC is suitable for the Beetle chip requirements.  
 The 10-bit V-DACs are of the R-2R type utilising 3 Ωk  N+ diffusion OP resistors.  The 
mean dynamic range measured for ten V-DACs is from 1.57 mV to 2.498 V with a gain error of 
0.5 %.  The mean LSB is 2.43 mV and is better than 99% compliant with a load resistance > 70 
Ωk . The differential non-linearity is ± 1.4 LSB making the V-DACs non-monotonic, although 
this is not important for the final Beetle design.  The effects of temperature are easily managed.  
This V-DAC is suitable for Beetle chip use but benefited in performance when the resistors 
were changed from N+ diffusion to non-silicided polysilicon for the Beetle fabrication 
submission. 
The LHCBPIX1 front-end ASIC is used to read out the HPD photon detector.  A 
complete demonstration readout system has been successfully developed and operated from 
LHCBPIX1 chip to DAQ.   Error detection methods have been incorporated into both the 
Level_0 and Level_1 regions.  The Level_0 board and PINT chip perform all the necessary data 
formatting, and operate successfully with the I/O interfaces.  The data are transmitted to the 
Level_1 region down fibre-optics using the 800 Mb/s G-Link protocol.   
The demonstrator Level_1 region stores data while awaiting the Level_1 trigger  accept at 
an average rate of 40 kHz.  The incoming events are stored for a variable latency time into QDR 
memory chips.  QDR control and data formatting is achieved with an FPGA.  The data capture 
rate into the QDR is at a DDR rate of 40 MHz.  Data stored in the QDR are sent out to a PC 
on receipt of a Level_1 trigger using fibre-optics and an S-LINK protocol. The necessary 
formatting for the S-LINK is achieved using a second FPGA on the Level_1 board.  The 
algorithms for both FPGAs are written using VHDL, synthesised and downloaded using JTAG. 
These algorithms have been tested at a modular and system level.  The timing and control chip, 




The results reported here show that the MAPMT and BeetleMA can be successfully used 
for the LHCb RICH detectors.  From the first operation of the Level_0 to Level_1 
demonstrator system, it can also be concluded that events can be successfully formatted, stored 






Glossary of  terms 
AMS  Austria Mikro System International  
ASIC  Application Specific Integrated Circuit  
Beetle ASIC detector readout chip  
BeetleMA Modified Beetle MAPMT readout chip  
BID  Bunch ID  
BILBO Built-In-Logic-Observer  
Bulk  Also body.  The ASIC substrate  
CLB  Control Logic Blocks  
Cox  Capacitance of FET gate oxide  
CSA  Charge-Sensitive Amplifier  
CTRW Continuous-Time Random Walk  
Derandomiser Temporary data storage area  
DDR  Double Data Rate  
DLL  Delay Lock Loops  
DNL  Differential Non-Linearity  
DMILL  Durci-Mixte sur Isolant Logico-Lineaire  
ECAL Electromagnetic CALorimeter  
ECS  Experiment Control System  




ENC  Equivalent Noise Charge  
ESD  ElectroStatic Discharge protection  
FIR  Finite Impulse Response filter  
FSM  Finite State Machine  
FWHM Full-Width-Half-Maximum  
gm   Transconductance  
GOL  Gigabit Optical Link  
HCAL Hadronic CALorimeter  
HDMP-1034 Fibre-optic receivers  
HL  High Level  
HLT   High Level Trigger  
HPD  Hybrid Photon Detector  
IT  Inner Tracker  
JTAG Joint Test Advisory Group 
L  Length of FET gate region  
Latency Data storage time  
LEP  Large Electron Positron collider  
LET  Linear Energy Transfer  
Level_0 The first level of LHCb trigger and storage  
Level_1 The second level of LHCb trigger and storage  
LHC  Large Hadron Collider  




LSB  Least Significant Bit  
LVDS Low Voltage Differential Signal  
(M1-M5) Muon system  
MAPMT Multi-Anode Photo-Multiplier Tube  
MIM  Metal Insulator Metal capacitors  
MPW  Multi-Project Wafer  
MSB  Most Significant Bit  
MWPC Multi Wire Proportional Chambers  
NA  Numerical Aperture  
OT  Outer Tracker  
PINT  Pixel INTerface chip  
PM3705 JTAG interface unit  
Poly  Polysilicon semi-conductor material  
pp   Proton-Proton  
PS  Pre-Shower  
QDR  Quad Data Rate  
RAM  Random Access Memory  
RICH Ring-Imaging Cherenkov  
ro  The incremental output resistance of a FET  




RS  Readout Supervisor  
SA  QDR SRAM Address bus  
SEE  Single Event Effects  
SEL  Single Event Latch-up  
SEU   Single Event Upset  
SNR  Signal-to-Noise Ratio  
SOI  Silicon-On-Insulator  
SPD  Scintillating Pad Detector  
SRAM Static Random Access Memory 
SRBF  Silicon Resin Bonded Fibre  
TAP  JTAG Test Access Port  
TFC  Timing Fast Control   
tox  Thickness of FET gate oxide  
TT  Trigger Tracker  
TTC  Timing Trigger Control  
TTCrx Timing Trigger Control receiver  
VCSEL Vertical Cavity Surface Emitting Lasers  
VELO Silicon VErtex LOcator  




VFB  FET gate FlatBand voltage  
VGS  Voltage between FET gate and source terminals  
Vt  FET VGS threshold voltage  
W  Width of FET gate region  
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